联想 ThinkPad-E680amp410M_第1页
联想 ThinkPad-E680amp410M_第2页
联想 ThinkPad-E680amp410M_第3页
联想 ThinkPad-E680amp410M_第4页
联想 ThinkPad-E680amp410M_第5页
已阅读5页,还剩37页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 AA BB CC DD SizeDocument NumberRev Date:Sheetof BLOCK DIAGRAM 1A 142Wednesday, November 16, 2005 SizeDocument NumberRev Date:Sheetof BLOCK DIAGRAM 1A 142Wednesday, November 16, 2005 SizeDocument NumberRev Date:Sheetof BLOCK DIAGRAM 1A 142Wednesday, November 16, 2005 P

2、C87551L Yonah /Calistoga /ICH-7m CPU CORE MAX8771 POWER VCORE 1.2V /44A HTREFCLK Keyboard CPUCLK, CPUCLK# LAYER 2 : GND FLASH INT_CRT HyperThansport I/O BUS BCM4401/5788 IDTXXX/ ICSXXXX 56pins Link 16x16 24.576MHz RJ11 3 IN 1 33MHZ, 3.3V PCI LE4 BLOCK DIAGRAM JACK INT_LVDS CARDREADER / IEEE 1394 CON

3、TROLLER/CF 32.768KHz Calistoga JACK RJ45 INT_TV-OUT SBLINKCLK, SBLINKCLK# CPU Yonah/Merom 1394 CONN LAYER 8 : BOT LAYER 1 : TOP PATA-CDROM OSC14M 2X PCI-E INTEGRADED VGA FUNCTION BATT CHARGER MAX8724 LAN USB PORT 0,2,6 FAN LAYER 4 : VCC PCB STACK UP 3.3V LPC, 33MHz USB 2.0 NORTH BRIDGE ATA 66/100/13

4、3 LAYER 5 : IN2 WIRE CLOCK GEN 14.318MHz SYSTEM MAX8734 POWER(3/5V) SYSTEM POWER MAX1993 (1.2V/NB_CORE/1.25V) DISCHARGE NBSRCCLK, NBSRCCLK# NBSRCCLK, NBSRCCLK# 25MHz Touchpad LAYER 3 : IN1 32.768KHz DMI LINK SYSTEM POWER MAX8632 (1.8VSUS/0.9V SMDDR_VREF) CPU THERMAL SENSOR Express Card x1 PCLK_E DDR

5、II-SODIMM2 DDRII-SODIMM1 DDRII 266,333 MHz DDRII 266,333 MHz LPC PG 3 PG 4,5 PG 5 PG 6,7,8,9,10,11 PG 16,17 PG 16,17 PG 12,13,14,15 PG 24,25 PG 24 CARD READER SD, SM, MS, PG 25 PG 33 PG 34 PG 24 PG 30 PG 31 PG 32 PG 26PG 31 PG 27 PG 40 PG 35 PG 39 PG 30 PG 36 PG 31 PG 38 PG 41 TI 8412 MINI PICE CARD

6、 LAYER 6 : IN3 LAYER 7 : GND VGA NVIDA G72M PG 18,19,20,21 PG 25 CARDBUS SOCKET USB PORT 1 IO/B PG 26 IR module PG 28 PG 27 MAX9755 PG 29 AMP CX20549-12 SPEKER PG 29 PG 28 MIC IN Conexant Audio PG 29 INT_SPK MDC CONN PG 22 PG 23 PG 23 LCD Panel S-VIDEO CRT port EXT_CRT EXT_LVDS EXT_TV-OUT SWITCH CIR

7、CUIT 16X PCI-E E EXT VGA POPULATE BOM MARK I INV VGA POPULATE F FIR MODULE POPULATE 4 4401 10/100M POPULATE 5 5788 1G POPULATE IO/B CON. PG 32 SATA-HDD PG 26 1 SIO (87383) (478 Micro-FCPGA) 31W/35W 1466 BGA 945PM945GM940GML/ 652 BGA ICH7-M (64 Bit B/W) 16M*16(128MB) (Bank*4) Azalia Quanta Computer I

8、nc. PROJECT : LE4 Quanta Computer Inc. PROJECT : LE4 ? A-PDF Watermark DEMO: Purchase from www.A-PDF.com to remove the watermark 1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 AA BB CC DD SizeDocument NumberRev Date:Sheetof System Information 1A 242Wednesday, November 16, 2005 SizeDocument NumberRev Date:Sheetof S

9、ystem Information 1A 242Wednesday, November 16, 2005 SizeDocument NumberRev Date:Sheetof System Information 1A 242Wednesday, November 16, 2005 CLK_ENABLE# Ta=VCC and VCCP asseration to VID5:0 vaild Vcc-core Tb Te Tcpu_up Layer 3 TOP(Component,Other) Layer 8 Layer 1 Tvccp_up Layer 7 Tsft_star_vcc Dot

10、han Power-up Timing Specifications Td Layer 2 BOTTOM VR_ON Vid IMVP4_PWRGD PWRGOOD Vccp Tboot-vid-tr Vccp_UP VCC Power On Sequencing Timing Diagram Power Plane VID5:0 RESET# Tb=VID5:0 stable to VCC vaild Tf GMCHPWRGD Ta VCCP BCLK VID Tboot Layer 5 IN1 IN3 Board Stack up Description Tcpu_pwrgd Vboot

11、Tgmch_pwrgd Td=PWRGOOD to RESET# de-assertion time Vcc,boot Vccgmch Tc=BCLK stable to PWRGOOD assertion Layer 6 Ground Plane Te=Vcc,boot vaild to PWRGOOD assertion time IN2 PCB Layers CLK_EN# To ICH7 RSMRST# To ICH7 VR_ON NBSWON# To clock generator PWRBTN# Form GMCH to CPU From 87541 ACIN VCCP/1.05V

12、 2ms ACIN POWER ON TIMING 5VPCU/3VPCU MAINON From 87541 To GMCH/other PCI device SUSON From ICH7 to CPU 99ms t 214 VSUS,VCC PLTRST#PCIRST# H_CPURST# PWROK From 87541 SUSB#,SUSC# From ICH7 S5_ON VCORE_CPU 1.8VSUS X X SUSON 3VPCU RVCCD X X X X Core voltage for CPU / NB X 0.9V for DDR2 Termination volt

13、age VCC2.5 VCC3 SUSD MAINON 5VSUS VR_ON X VR_ON ON S3 X X X ON S4 MAIND MAIND X RVCC3 XVLX ON S5 X X 0.726V0.94V X MAIND VL X X X MAINON X X ON S0S2 XRVCC_ON X3VSUSX Voltage Rails Core voltage for Processor VCC1.5 X SMDDR_VTERM 5VPCU RVCC1.5 5VPCU X X VCC5 Control signal X X Voltage Rails 9VPCU SUSD

14、 VCC_CORE VCCP X +2.5VX VINPOWER SOURCEXXXX MAINON 3VPCUXXXXVL GMCH_VTT 1.8VSUS1.8V for DDR II voltageX XMAINON SUSON Core voltage for Processor MAINON SUSON MAINON MAINON VL SUSON 0.9V for DDR II Termination voltageXMAINON XX X X VCC_CORE Voltage RailsON S0S1 Core voltage for GMCH 1.05V X Control s

15、ignal VRON SMDDR_VTERM GMCH_1.5V ON S3ON S4 SMDDR_VREF ON S5 X X 3VSUS +3V 5VPCU 5VSUS +5V XX X XXXX 0.9V for DDR II Reference VoltageMAINON InterruptsREQ# / GNT#PCI DEVICEIDSEL# AD25PIRQ B/C/DREQ1# / GNT1#PCI7402 Layer 4 CPU_UP Ground Plane Tc 2 From 87541 From 87541 Quanta Computer Inc. PROJECT :

16、LE4 Quanta Computer Inc. PROJECT : LE4 ? 1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 AA BB CC DD FSB CLK_PCIE_SATA CLK_EN# CGDAT_SMB CGCLK_SMB R_PCIE_SATA CLKVDD R_PCIE_SATA# IREF CLK_PCIE_SATA CLK_PCIE_SATA# CLK_MCH_3GPLL# CLK_PCIE_SATA# CLK_PCIE_ICH# FSA PM_STPPCI# PM_STPCPU# XIN CLK_MCH_3GPLL CLK_PCIE_ICH VD

17、DREF_CR VDD48_CR VDDA_CR CLKVDD1 PCLK_ICH PCIF0 XOUT R_DREFSSCLK R_DREFSSCLK# DREFSSCLK DREFSSCLK# CLKVDD1 VDDREF_CR R_DOT96 R_DOT96# DREFSSCLK DREFSSCLK# CLKVDD CLKVDD VDDA_CR VDD48_CR CGDAT_SMB PCLK_SMBCGCLK_SMB PDAT_SMB CLK_MCH_3GPLLR_MCH_3GPLL R_MCH_3GPLL#CLK_MCH_3GPLL# R_PCIE_ICH CLK_PCIE_ICH#R

18、_PCIE_ICH# CLK_PCIE_ICH R_HCLK_CPU# R_HCLK_CPU R_HCLK_MCH# R_HCLK_MCH FSC R_PCIE_MINI R_PCIE_MINI# CLK_PCIE_MINI CLK_PCIE_MINI# CLK_PCIE_MINI CLK_PCIE_MINI# CLK_PCIE_VGA# CLK_PCIE_VGA R_PCIE_VGA# R_PCIE_VGA CLK_PCIE_VGA CLK_PCIE_VGA# R_PCLK_PCM PCLK_541 R_PCLK_LPC_DEBUG PCLK_PCM PCLK_LPC_DEBUG R_PCL

19、K_SIO DOT96 DOT96# R_PCLK_LPC R_PCLK_LANPCLK_LAN PCLK_LPC 14M_REF PCLK_LAN PCLK_PCM PCLK_LPC_DEBUG PCLK_541 PCLK_ICH PCLK_LPC TI_CLK48M CLKUSB_48 FSA 14M_ICH(14) CLK_PCIE_SATA(12) CLK_PCIE_SATA#(12) CLK_EN#(14,37) DREFSSCLK(7) DREFSSCLK#(7) DOT96(7) DOT96#(7) CGCLK_SMB(16,17,27) CGDAT_SMB (16,17,27)

20、PDAT_SMB(14,33) PCLK_SMB(14,33) CLK_PCIE_3GPLL(7) CLK_PCIE_3GPLL#(7) CLK_PCIE_ICH(13) CLK_PCIE_ICH#(13) PM_STPPCI#(14) PM_STPCPU#(14) CLK_CPU_BCLK(4) CLK_CPU_BCLK#(4) CLK_MCH_BCLK(6) CLK_MCH_BCLK#(6) CLK_PCIE_MINI#(27) CLK_PCIE_MINI(27) CLK_PCIE_VGA(18) CLK_PCIE_VGA#(18) PCLK_ICH(13) PCLK_PCM (24) P

21、CLK_LPC_DEBUG(27) PCLK_541 (30) 14M_SIO (26) PCLK_LAN(33) PCLK_LPC(26) CLKUSB_48(14) TI_CLK48M(25) CPU_MCH_BSEL0(4,7) CPU_MCH_BSEL1(4,7) CPU_MCH_BSEL2(4,7) +3VRUN +3VRUN +3VRUN +3VRUN +3VRUN +3VRUN SizeDocument NumberRev Date:Sheetof CLOCK GENERATOR 1A 342Tuesday, March 14, 2006 SizeDocument NumberR

22、ev Date:Sheetof CLOCK GENERATOR 1A 342Tuesday, March 14, 2006 SizeDocument NumberRev Date:Sheetof CLOCK GENERATOR 1A 342Tuesday, March 14, 2006 250mA ( MAX. ) SMbus address D2 0 0 1 133 100 33 0 1 1 166 100 33 0 1 0 200 100 33 0 0 0 266 100 33 1 0 0 333 100 33 1 1 0 400 100 33 1 1 1 RSVD 100 33 Iref

23、=5mA, Ioh=4*Iref FSC FSB FSA CPU SRC PCI 1 0 1 100 100 33 120 ohms100Mhz Place these termination to close CK410M. Cause those Pin-out is for Current-Mode. Tie to GND (Logic 0) is for PCIE using. Tie to VCC (Logic 1) is for ITP using. Bypass CAPs need to follow Bypass CAP. Routing Rule, no vias betwe

24、en CAP to CHIPSET VCC Pin or GND. CT_0505: Change footprint to TSSOP56-8_1-5 from TSSOP56-240 500mil Place these termination to close CK410M. Cause those Pin-out is for Current-Mode. 120 ohms100Mhz These are for backdrive issue Connect ICH6 SMB CT_0229: Change MOS to RHU002N06 due to layout concern.

25、 Connect DDR Modules SMB 0816a 3 1:100 Mhz 0:96 Mhz PCIF1 LE4 A: Add Cap 10p reserve for EMI E-mail 093020051211 LE4 A: Del this function desgin LE4 A: Changed new function Solved sometimes cant power on LE4 B: Add R566 pull high with FSA BG614318081 2 4 1 3 RP48 4P2R-S-33 RP48 4P2R-S-33 12 C32333P_

26、4C32333P_4 12 C350*10P_4C350*10P_4 2 31 Q32 RHU002N06 Q32 RHU002N06 Quanta Computer Inc. PROJECT : LE4 Quanta Computer Inc. PROJECT : LE4 12 R1848.2K/F_4R1848.2K/F_4 12 C366 *10P_4 C366 *10P_4 2 4 1 3 RP35 I4P2R-S-33 RP35 I4P2R-S-33 12 L25 HB-1T2012-121JT_8 L25 HB-1T2012-121JT_8 2 4 1 3 RP39 4P2R-S-

27、33 RP39 4P2R-S-33 12 C326 4.7U/10V_8 C326 4.7U/10V_8 12 R19233_4R19233_4 2 4 1 3 RP47 4P2R-S-33 RP47 4P2R-S-33 12 C578 0.047U/10V_4 C578 0.047U/10V_4 12 R19749.9/F_4R19749.9/F_4 12 R2042.2R2042.2 2 4 1 3 RP37 I4P2R-S-33 RP37 I4P2R-S-33 2 4 1 3 RP36I49.9_4P2RRP36I49.9_4P2R 12 R17833_4R17833_4 12 C432

28、*10P_4C432*10P_4 2 4 1 3 RP4149.9_4P2RRP4149.9_4P2R 12 C573 0.047U/10V_4 C573 0.047U/10V_4 12 R18310K_4R18310K_4 12 R18833_4R18833_4 12 R19649.9/F_4R19649.9/F_4 2 4 1 3 RP38I49.9_4P2RRP38I49.9_4P2R 2 4 1 3 RP43 4P2R-S-33 RP43 4P2R-S-33 12 C383 0.047U/10V_4 C383 0.047U/10V_4 12 R1911R_6R1911R_6 12 C3

29、2433P_4C32433P_4 12 C355*10P_4C355*10P_4 12 R20049.9/F_4R20049.9/F_4 2 4 1 3 RP4949.9_4P2RRP4949.9_4P2R 2 4 1 3 RP33 4P2R-S-10K RP33 4P2R-S-10K 12 R1938.2K/F_4R1938.2K/F_4 12 C351 0.047U/10V_4 C351 0.047U/10V_4 12 R18233_4R18233_4 2 4 1 3 RP4549.9_4P2RRP4549.9_4P2R 12 C393 4.7U/10V_8 C393 4.7U/10V_8

30、 12 L31 HB-1T2012-121JT_8 L31 HB-1T2012-121JT_8 12 R567 *10K_4 R567 *10K_4 12 C579 0.047U/10V_4 C579 0.047U/10V_4 12 C388 4.7U/10V_8 C388 4.7U/10V_8 2 4 1 3 RP34 4P2R-S-33 RP34 4P2R-S-33 12 R19433_4R19433_4 12 C374 0.047U/10V_4 C374 0.047U/10V_4 12 R566 10K_4 R566 10K_4 12 C565 0.047U/10V_4 C565 0.0

31、47U/10V_4 12 R18633_4R18633_4 12 C361 *10P_4 C361 *10P_4 12 R1772.2R1772.2 12 C566*10P_4C566*10P_4 2 4 1 3 RP4249.9_4P2RRP4249.9_4P2R XTAL_IN 50 XTAL_OUT 49 PCI3 3 VDD_PCI_2 7 VDD_SRC1 28 VTT_PWRGD#/PD# 10 REF 52 VDD_SRC2 34 CPU0 44 CPU0# 43 PCI2 56 GND_REF 51 VDD_REF 48 VDD_PCI_1 1 PCI4 4 VSSA 38 S

32、DATA 47 VDD_CPU 42 VDDA 37 FSA/USB_48 12 GND_PCI_2 6 GND_SRC 29 GND_CPU 45 PCIF1 9 GND_PCI_1 2 CPU1# 40 CPU2_ITP/SRC7 36 IREF 39 PCI_STOP# 55 VDD_SRC0 21 GND_48 13 VDD_48 11 SCLK 46 CPU1 41 CPU_STOP# 54 PCIF0/ITP_EN 8 CPU2#_ITP/SRC7# 35 DOT96 14 FSC/TEST_SEL 53 FSB/TEST_MODE 16 PCI5 5 DOT96# 15 SRC0

33、 17 SRC1 19 SRC2 22 SRC3 24 SRC4 26 SRC5 31 SRC6 33 SRC0# 18 SRC1# 20 SRC2# 23 SRC3# 25 SRC4# 27 SRC5# 30 SRC6# 32 CK-410M U17 ICS954206AGLFT CK-410M U17 ICS954206AGLFT 2 4 1 3 RP4649.9_4P2RRP4649.9_4P2R 2 31 Q33 RHU002N06 Q33 RHU002N06 12 R18533_4R18533_4 12 C442*10P_4C442*10P_4 12 R19949.9/F_4R199

34、49.9/F_4 12 Y2 14.318MHZ Y2 14.318MHZ 12 C340 4.7U/10V_8 C340 4.7U/10V_8 12 R19010_4R19010_4 12 R201475/F_4R201475/F_4 12 C359*10P_4C359*10P_4 12 C564 0.047U/10V_4 C564 0.047U/10V_4 2 4 1 3 RP40 4P2R-S-33 RP40 4P2R-S-33 12 C387 0.047U/10V_4 C387 0.047U/10V_4 2 4 1 3 RP44 4P2R-S-33 RP44 4P2R-S-33 12

35、R18133_4R18133_4 12 R19510_4R19510_4 12 R189*10K_4R189*10K_4 ? 1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 AA BB CC DD H_D#56 H_D#57 XDP_BPM#5 XDP_TCK H_D#34 H_D#18 H_D#58 COMP0 H_D#59 H_D#35 H_D#19 H_D#32 COMP1 H_D#60 H_D#36 H_D#20 H_D#61 H_D#37 H_D#21 COMP2 H_D#62 H_D#38 H_D#63:0 H_D#16 H_D#22 COMP3 H_D#63 H_

36、D#39 H_D#23 H_D#40 H_D#24 H_D#41 H_D#25 H_D#42 H_D#26 H_D#43 H_D#0 H_D#27 H_D#44 H_PROCHOT# H_D#28 H_D#45 H_D#46 H_D#29 H_D#47 H_D#30 H_D#31 H_D#1 +1.05V H_D#63:0 H_D#2 H_D#63:0 H_D#48 H_D#3 H_D#4 XDP_TMS H_D#5 H_D#49 H_D#6 H_D#7 H_D#8 H_D#50 H_D#9 H_GTLREF H_D#51 H_D#10 XDP_TDI H_D#63:0 H_D#11 H_D#

37、52 H_D#12 H_D#53 H_D#13 H_D#54 H_D#14 H_D#55 H_D#15 H_D#33 XDP_TRST# H_D#17 H_PROCHOT# XDP_DBRESET# XDP_TDI TP_SPARE2 H_A#27 H_A#20 H_A#3 H_A#31:3 H_A#31:3 PM_THRMTRIP# TP_A38# H_A#13 H_A#8 H_A#31 H_A#16 H_A#6 H_THERMDA H_REQ#4 XDP_TMS TP_A32# H_A#26 XDP_BPM#2 H_STPCLK# H_REQ#2 H_A#14 H_A#11 H_PROCH

38、OT# TP_A36# TP_A33# H_A#30 XDP_BPM#0 XDP_BPM#3 H_A#24 H_A#21 H_REQ#3 H_A#12 XDP_TRST# XDP_BPM#1 TP_HFPLL TP_A39# XDP_BPM#4 H_RS#1 XDP_BPM#5 H_REQ#1 H_A#10 H_RS#2 TP_A35# H_A#25 H_A#19 H_A#4 TP_SPARE7 TP_SPARE5TP_APM1# H_A#29 H_REQ#0 H_A#15 XDP_TDO TP_SPARE6 TP_SPARE0 H_A#23 H_RS#0 TP_SPARE4 TP_EXTBR

39、EF TP_A37# H_A#5 TP_SPARE3 H_A#18 H_A#17 XDP_TCK TP_APM0# H_A#28 H_A#7 TP_SPARE1 TP_A34# H_A#22 H_A#9 H_THERMDC THERM_CPUDIE_L#PM_THRMTRIP# XDP_DBRESET# H_A#31:3(6) H_REQ#4:0(6) H_STPCLK#(12) H_INTR(12) H_ADS#(6) H_INIT#(12) H_RS#2:0(6) H_TRDY#(6) H_DSTBN#0(6) H_DSTBP#0(6) H_DINV#0(6) H_D#63:0(6) H_

40、DINV#1(6) H_DSTBN#1(6) H_DSTBP#1(6) H_DSTBN#2(6) H_DSTBP#2 (6) H_DINV#2(6) H_DSTBN#3(6) H_DSTBP#3 (6) H_DINV#3(6) ICH_DPRSTP#(12,37) H_DPSLP#(12) H_DPWR#(6) H_PWRGD(12) H_CPUSLP#(6,12) PSI# (37) +1.05V (5,6,7,9,10,12,15,38,40) SYS_RST#(14) PH_PROCHOT#(37) FANLESS#(30) H_BPRI#(6) H_THERMDA(5) H_A20M#

41、(12) PM_THRMTRIP# (7,12) H_SMI#(12) H_DRDY#(6) H_CPURST#(6) H_THERMDC(5) H_NMI(12) H_IGNNE#(12) H_BNR#(6) H_LOCK#(6) CLK_CPU_BCLK(3) H_BREQ#0(6) H_ADSTB#0(6) H_HITM# (6) H_ADSTB#1(6) CLK_CPU_BCLK#(3) H_DEFER#(6) H_FERR#(12) H_DBSY#(6) H_HIT#(6) THERM_CPUDIE#(30) THERMATRIP_VGA#(19) CPU_MCH_BSEL0(3,7

42、) CPU_MCH_BSEL1(3,7) CPU_MCH_BSEL2(3,7) +1.05V +1.05V +1.05V +1.05V +1.05V +1.05V +5VRUN +3V_S5 +1.05V SizeDocument NumberRev Date:Sheetof Yonah/Merom (Host) 1A 442Tuesday, March 14, 2006 SizeDocument NumberRev Date:Sheetof Yonah/Merom (Host) 1A 442Tuesday, March 14, 2006 SizeDocument NumberRev Date

43、:Sheetof Yonah/Merom (Host) 1A 442Tuesday, March 14, 2006 Layout note: 0.5 max for GTLREF Near to MCH 500mils XDP PU_R 0.2 Trcae width : ? placement 0.5 XDP PU_R CPU thermal die bug /0506 5 22UF/10V/X5R CH6222M9A01 LE4 A: Add new circuit with H/W solution LE4 B: Del R224, C408, Q14 and Q17 in BOM LE

44、4 B: Solve cant power on isuue So change R220 pull high and R211 pull high to thermal circuit.(12/12/2005)LE4 C: Del R208 LE4 C: LE4 C: C376 22U_8 C376 22U_8 C406 0.1U_4 C406 0.1U_4 C335 22U_8 C335 22U_8 C400 2200P/50V_4 C400 2200P/50V_4 C373 22U_8 C373 22U_8 R214 *10K_4 R214 *10K_4 3 2 1 Q17 *2N700

45、2K Q17 *2N7002K C328 22U_8 C328 22U_8 C339 22U_8 C339 22U_8 C408 *0.1U_4 C408 *0.1U_4 C372 22U_8 C372 22U_8 C369 22U_8 C369 22U_8 C362 22U_8 C362 22U_8 C357 22U_8 C357 22U_8 C363 22U_8 C363 22U_8 C329 22U_8 C329 22U_8 C285 0.1U_4 C285 0.1U_4 VSS001 A4 VSS002 A8 VSS003 A11 VSS004 A14 VSS005 A16 VSS00

46、6 A19 VSS007 A23 VSS008 A26 VSS009 B6 VSS010 B8 VSS011 B11 VSS012 B13 VSS013 B16 VSS014 B19 VSS015 B21 VSS016 B24 VSS017 C5 VSS018 C8 VSS019 C11 VSS020 C14 VSS021 C16 VSS022 C19 VSS023 C2 VSS024 C22 VSS025 C25 VSS026 D1 VSS027 D4 VSS028 D8 VSS029 D11 VSS030 D13 VSS031 D16 VSS032 D19 VSS033 D23 VSS03

47、4 D26 VSS035 E3 VSS036 E6 VSS037 E8 VSS038 E11 VSS039 E14 VSS040 E16 VSS041 E19 VSS042 E21 VSS043 E24 VSS044 F5 VSS045 F8 VSS046 F11 VSS047 F13 VSS048 F16 VSS049 F19 VSS050 F2 VSS051 F22 VSS052 F25 VSS053 G4 VSS054 G1 VSS055 G23 VSS056 G26 VSS057 H3 VSS058 H6 VSS059 H21 VSS060 H24 VSS061 J2 VSS062 J

48、5 VSS063 J22 VSS064 J25 VSS065 K1 VSS066 K4 VSS067 K23 VSS068 K26 VSS069 L3 VSS070 L6 VSS071 L21 VSS072 L24 VSS073 M2 VSS074 M5 VSS075 M22 VSS076 M25 VSS077 N1 VSS078 N4 VSS079 N23 VSS080 N26 VSS081 P3 VSS082 P6 VSS083 P21 VSS084 P24 VSS085 R2 VSS086 R5 VSS087 R22 VSS088 R25 VSS089 T1 VSS090 T4 VSS0

49、91 T23 VSS092 T26 VSS093 U3 VSS094 U6 VSS095 U21 VSS096 U24 VSS097 V2 VSS098 V5 VSS099 V22 VSS100 V25 VSS101 W1 VSS102 W4 VSS103 W23 VSS104 W26 VSS105 Y3 VSS106 Y6 VSS107 Y21 VSS108 Y24 VSS109 AA2 VSS110 AA5 VSS111 AA8 VSS112 AA11 VSS113 AA14 VSS114 AA16 VSS115 AA19 VSS116 AA22 VSS117 AA25 VSS118 AB

50、1 VSS119 AB4 VSS120 AB8 VSS121 AB11 VSS122 AB13 VSS123 AB16 VSS124 AB19 VSS125 AB23 VSS126 AB26 VSS127 AC3 VSS128 AC6 VSS129 AC8 VSS130 AC11 VSS131 AC14 VSS132 AC16 VSS133 AC19 VSS134 AC21 VSS135 AC24 VSS136 AD2 VSS137 AD5 VSS138 AD8 VSS139 AD11 VSS140 AD13 VSS141 AD16 VSS142 AD19 VSS143 AD22 VSS144

51、 AD25 VSS145 AE1 VSS146 AE4 VSS147 AE8 VSS148 AE11 VSS149 AE14 VSS150 AE16 VSS151 AE19 VSS152 AE23 VSS153 AE26 VSS154 AF3 VSS155 AF6 VSS156 AF8 VSS157 AF11 VSS158 AF13 VSS159 AF16 VSS160 AF19 VSS161 AF21 VSS162 AF24 U38D PZ47903-2741-01 U38D PZ47903-2741-01 C356 22U_8 C356 22U_8 R208*0_6R208*0_6 Qua

52、nta Computer Inc. PROJECT : LE4 Quanta Computer Inc. PROJECT : LE4 R232 10K_4 R232 10K_4 C332 22U_8 C332 22U_8 C331 22U_8 C331 22U_8 C380 22U_8 C380 22U_8 C319 22U_8 C319 22U_8 3 2 1 Q16 2N7002K Q16 2N7002K C286 0.1U_4 C286 0.1U_4 R231 10K_4 R231 10K_4 R167 100_4 R167 100_4 C349 22U_8 C349 22U_8 C33

53、7 22U_8 C337 22U_8 C360 22U_8 C360 22U_8 C377 22U_8 C377 22U_8 VCC 1 DXP 2 DXN 3 GND 5 SCLK 8 SDA 7 ALERT# 6 OVERT# 4 U19 MAX6657/GMT-781 U19 MAX6657/GMT-781 R162 100_4 R162 100_4 C379 0.1U_4 C379 0.1U_4 C345 22U_8 C345 22U_8 C382 22U_8 C382 22U_8 R220 200_4 R220 200_4 C368 22U_8 C368 22U_8 C371 22U

54、_8 C371 22U_8 C352 22U_8 C352 22U_8 C317 0.1U_4 C317 0.1U_4 C354 22U_8 C354 22U_8 C402 10U/10V_8 C402 10U/10V_8 3 2 1 Q15 2N7002K Q15 2N7002K C346 22U_8 C346 22U_8 C334 22U_8 C334 22U_8 + C289 330U/2.5V/ESR-9/POS + C289 330U/2.5V/ESR-9/POS C375 22U_8 C375 22U_8 3 2 1 Q14 *2N7002K Q14 *2N7002K C401 0

55、.01U_4 C401 0.01U_4 R211 10K_4 R211 10K_4 C365 22U_8 C365 22U_8 C316 0.1U_4 C316 0.1U_4 C378 22U_8 C378 22U_8 VCC001 A7 VCC002 A9 VCC003 A10 VCC004 A12 VCC005 A13 VCC006 A15 VCC007 A17 VCC008 A18 VCC009 A20 VCC010 B7 VCC011 B9 VCC012 B10 VCC013 B12 VCC014 B14 VCC015 B15 VCC016 B17 VCC017 B18 VCC018

56、B20 VCC019 C9 VCC020 C10 VCC021 C12 VCC022 C13 VCC023 C15 VCC024 C17 VCC025 C18 VCC026 D9 VCC027 D10 VCC028 D12 VCC029 D14 VCC030 D15 VCC031 D17 VCC032 D18 VCC033 E7 VCC034 E9 VCC035 E10 VCC036 E12 VCC037 E13 VCC038 E15 VCC039 E17 VCC040 E18 VCC041 E20 VCC042 F7 VCC043 F9 VCC044 F10 VCC045 F12 VCC04

57、6 F14 VCC047 F15 VCC048 F17 VCC049 F18 VCC050 F20 VCC051 AA7 VCC052 AA9 VCC053 AA10 VCC054 AA12 VCC055 AA13 VCC056 AA15 VCC057 AA17 VCC058 AA18 VCC059 AA20 VCC060 AB9 VCC061 AC10 VCC062 AB10 VCC063 AB12 VCC064 AB14 VCC065 AB15 VCC066 AB17 VCC067 AB18 VCC68 AB20 VCC69 AB7 VCC70 AC7 VCC71 AC9 VCC72 AC

58、12 VCC73 AC13 VCC74 AC15 VCC75 AC17 VCC76 AC18 VCC77 AD7 VCC78 AD9 VCC79 AD10 VCC80 AD12 VCC81 AD14 VCC82 AD15 VCC83 AD17 VCC84 AD18 VCC85 AE9 VCC86 AE10 VCC87 AE12 VCC88 AE13 VCC89 AE15 VCC90 AE17 VCC91 AE18 VCC92 AE20 VCC93 AF9 VCC94 AF10 VCC95 AF12 VCC96 AF14 VCC97 AF15 VCC98 AF17 VCC99 AF18 VCC100 AF20 VCCP01 V6 VCCP02 G21 VCCP03 J6 VCCP04 K6 VCCP05 M6 VCCP06 J21 VCCP07 K21 VCCP08 M21 VCCP09 N21 VCCP10 N6 VCCP11 R21 VCCP12 R6 VCCP13 T21 VCCP14 T6 VCCP15 V21 VCCP16 W21 VCCA B26 VID0 AD6 VID1 AF5 VID2 AE5 VID3 AF4 VID4 AE3 VID5 AF2 VID6 AE2 VCC

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论