全定制电路教程 -- LVS检查.doc_第1页
全定制电路教程 -- LVS检查.doc_第2页
全定制电路教程 -- LVS检查.doc_第3页
全定制电路教程 -- LVS检查.doc_第4页
免费预览已结束,剩余1页可下载查看

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1. In Layout Editing window, select Verify - LVS. Figure 41 should appear. Use the Browse button in LVS window to select that schematic and extracted view you are going to check for equivalence. You should have LVS window as Figure 41. Just click run to start. Figure 41. Running LVS2. When the LVS check is successful, Figure 42 should appear.Figure 42. Successful completion of an LVS checkTo find your extracted view of inverter, go to library manager and select extracted view. Your extracted view should be like Figure 43.You can see two transistors and a parasitic capacitor which could affect the performance of your inverter.Figure 43. Extracted view of the inverterIn order to perform post extraction simulation, 1. Open up your INV_TB schematic, and start the Affirma Environment.2. Set up simulation environment like Figure 44. (check Simulation in spectre(S) using the Affirma Environment)Figure 44. Setting for post simulation3. In Affirma Environment window, Select Setup - Environment. 4. In the Environment Options, insert extracted view before the spectreS in the Switch View List like in Figure 45.Figure 45. Inserting extracted view5. Click OK and run simulation. The result should appear like in Figure 46.Figure 46. Post simulation resultIf your circuit meets the specifications, you would be done. If it is not, you would have

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论