![芯片封装系统信号完整性协同分析课件_第1页](http://file4.renrendoc.com/view/714b6a4f75d3dfedaa42a30356d3c4cf/714b6a4f75d3dfedaa42a30356d3c4cf1.gif)
![芯片封装系统信号完整性协同分析课件_第2页](http://file4.renrendoc.com/view/714b6a4f75d3dfedaa42a30356d3c4cf/714b6a4f75d3dfedaa42a30356d3c4cf2.gif)
![芯片封装系统信号完整性协同分析课件_第3页](http://file4.renrendoc.com/view/714b6a4f75d3dfedaa42a30356d3c4cf/714b6a4f75d3dfedaa42a30356d3c4cf3.gif)
![芯片封装系统信号完整性协同分析课件_第4页](http://file4.renrendoc.com/view/714b6a4f75d3dfedaa42a30356d3c4cf/714b6a4f75d3dfedaa42a30356d3c4cf4.gif)
![芯片封装系统信号完整性协同分析课件_第5页](http://file4.renrendoc.com/view/714b6a4f75d3dfedaa42a30356d3c4cf/714b6a4f75d3dfedaa42a30356d3c4cf5.gif)
版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
1、Chip-Package-System(CPS) Signal Integrity Co-AnalysisAgenda2 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Traditional Industry Trend for Memory Interface Performance CheckANSYS Chip-Package-System Signal Integrity SolutionsDetail Flow Demonstration based on DDR DesignTraditional Performance Check of
2、DDRPHY ProviderManufacturing & MeasurementDesign multiple test IPs with required functions before mass production3 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Select IP with the best performanceNo IP meeting target performance,needs tremendous effort for root-causing,fixing designLate problem detect
3、ionCost Driven, Long TATThe Higher Performance, the more difficult release products on time Shadow area to SoC chip maker using 3rd part DDRPHYSimulation based Performance Checking Solution is necessaryTraditional System Level Signal IntegrityDirect connection btw IO and PKG without on-die PDNGenera
4、lly consider only signal networks onpackageCant consider power-to-signal coupling Power supply noise induced delayIBIS or TransistorAccuracy Loss due to insufficient data, high probability of under design4 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Traditional IO Model for DDR Timing AnalysisIBISSi
5、mplestFastest SimulationEasy to HandleConstant delay modelIndependent of supply voltageGlitch, non-convergenceTransistorMost AccurateGreatly longer simulation timeCant full bankanalysis due to capacityIdeal Chip Model isFaster than transistorFull Bank CapacityAs accurate as transistorIncluding IO ci
6、rcuit function and intrinsic parasitic inside IO circuitIncluding Chip Layout(IO/Core PDN), IO decap cell5 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Chip Signal Model(CSM) for DDR Timing AnalysisIncluding RDL, on-die de-capsMultiple power domainsPer pad/bump broadband modelCompact model enables fa
7、st simulation in spiceCore PDNIOPDNCIOM(Chip IO Model)Non-linear device I/O buffer macro-modelSpice-level accuracy with full I/O bank capacityCaptures impact of P/G noise on signalLoad independentLayout and circuit IP encryptionAlso IBIS 5.0 Generation availableChip Signal ModelCdevESRIntrinsic capa
8、citance extraction of IO Cell6 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Performance of CIOM and CSMCIOM enables faster and accurate analysis!CSM Measurement, biasedMeasurement, unbiasedCorrelation CSM vs. MeasurementComparison Xtor vs. CIOM vs. IBISCSM is well correlated with system level measure
9、ment7 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017IBIS/Xtor/CIOMOn-chip PDNIntrinsic Cap of IOChip Model Creation for Signal IntegrityChannel Connection & AnalysisCPS Signal Integrity for Chip DesignerAnsys Chip Signal ModelingJEDEC Timing AnalysisPG Noise AnalysisJitter AnalysisPackage/Board in SIw
10、aveRLCG/S-parameterFor IO CellCharacterizationIO Physical Design(GDS/LEF/DEF)IO Spice Netlist8 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017. Enables to predict power/signal Integrity performance check and optimization of DDRPHY. This flow is feasible to package designer who can get chip design infoC
11、PS Signal Integrity for Package DesignerIBIS/Xtor/CIOMOn-chip PDNIntrinsic Cap of IOChip Model Creation for Signal IntegrityChannel Connection & AnalysisJEDEC Timing AnalysisPG Noise AnalysisJitter AnalysisPackage/Board in SIwaveRLCG/S-parameter. Enables package/system designer to do full bank PDN a
12、ware signal integrity analysis. Prevent under/over design due to CSM which has all chip level infoAnsys Chip Signal Modeling9 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Demo Video: Extract Parasitic of Board PDN via SIwave- CPA10 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017ANSYS Chip Signal Modelin
13、gChip Model generation for DDR timing and EMIChip & System level signal Integrity simulationTarget User: Package designer, Chip DDRPHY orIO designerValidation includes JEDEC compatible timing, noise, jitter, slew reporting covering single ended and differential type IOsCustomized 3DIC, HBM, WLP(Wafe
14、r Level Package) target CSM generation & validationANSYS CSMIO model (CIOM/IBIS/Xtor) generationOn-die PDN modelingModel Validation through system level analysisAdvanced CSM for System level EMI analysisIO-CPMgenerationChip Signal Model generation11 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017ANSYS
15、CSM GUI OverviewCIOM Generation and ValidationDecap ModelingOn-die PDN parasitic extractionCSM Creation & Channel Connection for ValidationCSM Validation through system level analysisJitter Analysis based on Jedec Spec12 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Chip Signal Model Creation and Vali
16、dation FlowCIOM Generation and ValidationIO Decap ModelingParasitic Extraction and Power IntegrityAnalysis of on-chip PDNCSM(Chip Signal Model) CreationSimulation env. set up for CSM validation1234513 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017What-if analysis for DDRPHY IO/Decap OptimizationIO/Dec
17、ap/Core Instance can be newly defined or added;User-defined cell instances are placed in DDRPHY.IO InstanceCore Instance14 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Decap InstanceEnables to generate various types of CSM withdifferent optimization case;User can do performance check through channel
18、simulation and select the best case.Demon Video: CSM Model Creation of DDR Design15 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Channel Connection & Auto Simulation Test bench CreationCSM and all parasitic models from SIwave enables auto electrical connection between driver dies, Package and Board t
19、o receiver through CPP(Chip Package Protocol) header16 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017New Virtual Compliance GUI OverviewEach report cell can pop-up a waveform viewer windowRight click menu can export HTML format report.Report list windowRight clickmenuCompliance test windowWaveform viewerWindowMessage windowTCL command window1217 2017 ANSYS, Inc.August 3, 2017ANSYS UGM 2017Reporting Tables OverviewVirtual Compliance ToolkitSelf Del
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 2023年己二酸二甲酯项目风险评价报告
- 2023年高品质人造石英晶体项目安全风险评价报告
- 2023年广告服务项目风险评价报告
- 新疆起诉离婚费用的法律规定是怎样的
- 《辉煌的隋唐文化(二)》同步练习1
- 滨湖中学九年级下学期期中语文试题(原卷版+解析版)
- 绿园区中考模拟语文试题(原卷版+解析版)
- Unit Three Weather Part A Lets talk教案2023-2024学年英语四年级下册
- 沈阳市大东区2023年九年级上学期《语文》期末试题和参考答案
- 初中数学教育知识(3篇模板)
- 小学数学教学中创新思维培养的研究教学案例
- 【营销制度】海外(境外)工程经营开发管理办法
- 复合材料期末复习资料
- 太上感应篇繁体横排带标点
- 开题报告《新时期初中道德与法治课增强学生文化自信实践研究》课题开题报告.doc
- 天然气设备日常点检、巡查记录
- 校企战略合作协议书
- 奠仪模板直接打印
- 县对于第四次全国经济普查数据质量工作推进会讲话稿例文
- 最新版康复医院建设基本标准
- GB37489.3-2019 公共场所设计卫生规范 第3部分:人工游泳场所
评论
0/150
提交评论