计算机专业英语教程ppt2.ppt

1.2 Computer Generations 1.2.4 Fourth-Generation Computers: 1971? Software development during the fourth computer generation started off with little change from the third generation. Operating systems were gradually improved, and new languages were designed. Database software became widely used during this time. The most important trend, however, resulted from the microcomputer revolution. Packaged software became widely available for microcomputers so that today most software is purchased, not developed from scratch. 在计算机的第四代期间，软件的发展开始与第三代有所不同。操作系统 在逐渐地改进，而新的语言被发明。期间数据库软件被广泛使用。然而 ，最重要的趋势起因于微型计算机革命。用于微型计算机的软件包随处 可得，因此今天大多数的软件可以购得,而不需从头开始开发。 1.2.5 Generationless Computers We may have defined our last generation of computers and begun the era of generationless computers. Even though computer manufacturers talk of “fifth” and “sixth”-generation computers, this talk is more a marketing play than a reflection of reality. 我们可能已经定义了我们最新一代计算机而且开始了计算机的无代时代。 即使计算机制造商谈到“第五”和“第六”代计算机,这些说法更多是市 场行为，而不是真实的反映。 Advocates of the concept of generationless computers say that even though technological innovations are coming in rapid succession, no single innovation is, or will be, significant enough to characterize another generation of computers. 无代计算机的观念提倡者说，即使科技革新接二连三地迅速出现,没有一 种革新是,或将是足够重要，作为另一代计算机的特征。 1.2 Computer Generations New Words = GigaByte,吉字节 flops n. 每秒浮点运算次数(floating-point operation per second) 1.3 Near-future Supercomputer Directions Some idea of what might be happening in the near future in supercomputer design can be gleaned from a press release issued by the US Department of Energy (DoE). It came out of the SUPERCOMPUTING 2002 Conference held last November in Baltimore, MD. The press release announced that the DoE had awarded IBM a $290 (USD) million contract to build the two fastest supercomputers in the world with a combined peak speed of 460 TFlops. To get an idea of the speed computing throughput 460 teraflops represents, the press release states that, “These two systems will have more than one-and-a- half times the combined processing power of all 500 machines on the recently announced TOP 500 List of Supercomputers.” 从美国能源部发行的通告中，可以收集一些有关在不久的将来超级计算机 设计中可能发生的事情的概念。它来自在马里兰州巴尔的摩市召开的2002 年超级计算会议。该通告称能源部已给IBM拨款2.9亿美元建造世界上最快 的两部超级计算机，其最高综合速度为每秒460兆兆次。为了理解每秒460 兆兆次速度的含义，通告解释说,“这两个系统将会具有最近发布的500强 超级计算机的总处理能力的1.5倍还多。” 1.3 Near-future Supercomputer Directions The first system, “ASCI Purple,” apparently the DoE likes colorful names will be the worlds first supercomputer capable of 100 Tflops. ASCI Purple will have a massive cluster of POWER-based IBM eServer systems and IBM storage systems. This supercomputer represents a fifth-generation system under the Advanced Simulation and Computing Initiative (ASCI) Program. It will serve as the primary supercomputer for DoE. 第一个系统“ASCI Purple”,显然能源部；生动的名字将会 是世界的第一部能够运算每秒100兆兆次的超级计算机。ASCI Purple将具有基于POWER系列的IBM eServer 系统和 IBM 存储 系统的宏大组群。这台超级计算机代表模拟和计算行动计划 (ASCI)支持的第五代系统。它将作为能源部主要的超级计算机 。 1.3 Near-future Supercomputer Directions 1.3 Near-future Supercomputer Directions According to the press release, the second system will be a research machine called Blue Gene/L. It will employ advanced IBM semiconductor and system technologies based on new architectures being developed by DoE and IBM. Blue Gene/L is expected to achieve a peak performance of 360 TFlops with 130,000 processors running under the Linux operating system. It will have the capability to process data at a rate of one terabit per second, equivalent to the data transmitted by ten thousand weather satellites. Applications are expected to include the simulation of very complex physical phenomena in areas such as turbulence, biology and high explosives. 根据通告，第二个系统将会是一部被称为Blue Gene/L的研究机器，它将使 用基于新结构的先进的IBM半导体和系统技术,该新结构是能源部和IBM共 同开发的。Blue Gene/L具有13万台处理器，在Linux操作系统下运行，可 望达到每秒360兆兆次的性能。它将具有以每秒1兆兆位的速度处理数据的 能力,等同于一万个气象卫星传输的数据。其应用预期包括对非常复杂现象 的模拟，如湍流、生物学和高空爆炸。 1.3 Near-future Supercomputer Directions The ASCI Purple system will use IBMs next generation microprocessor, the POWER5, employing a total of 12,544 of them. These 12,544 processors will be spread among 196 individual computers. The total memory bandwidth will be 156,000 GBs, the equivalent of simultaneously playing 31,200 DVD movies. A super-fast data highway with a total interconnect bandwidth of 12,500 GB will interconnect the 196 computers. The IBM AIXL operating system will be used to run this configuration. The operating system will contain 50 terabytes of memory, an amount that is 400,000 times the capacity of the average desktop PC. There will also be two petabytes of disk storage or holding the content of approximately one billion books. ASCI Purple系统统将使用IBM的下一代微处处理器POWER5,总总数为为12,544个。这这12,544 个处处理器将分布在196部单单独的计计算机之中。总总内存带宽带宽 将是15.6GB,等同于同时时 地播放 31,200部DVD电电影。一条具有12,500 GB带宽带宽 的超快速数据通道将会把196台 计计算机互相连连接。IBM AIXL 操作系统统将用于运行一个配置。该该操作系统统将包50兆 兆字节节内存，容量是平均桌面个人计计算机的40万倍。还还将有2千兆兆字节节的磁盘盘存 储储，或可容纳纳大约约十亿亿本书书的内容。 1.3 Near-future Supercomputer Directions Finally, since the UNIVAC-1s introduction, raw computer speed has increased by about 11 to 12 orders of magnitude in about 50 years, or a factor of 10 every five years. This is a truly remarkable achievement. Its also interesting to contemplate that, if this growth continues over the next 50 years, then by the 100th anniversary of the UNIVAC-1, computers will be operating at speeds on the order of 1023 Flops! 最后, 自从UNIVAC-1的发明以来,计算机的原始速度在50年 内增加了11至12个数量级，或每五年增加10倍。这是一个真 正显著的成就。设想一下也很有趣,如果在未来50年间仍以 这样的速度持续增长,到UNIVAC-1诞生的100周年，计算机 将会以大约每秒1023次的浮点运算速度运行! 一、复杂长句多 科技文章要求叙述准确，推理谨严，因此一句话里包含三四个甚至五六个 分句的，并非少见。译成汉语时，必须按照汉语习惯破成适当数目的分句 ，才能条理清楚，避免洋腔洋调。这种复杂长句居科技英语难点之首，要 学会运用语法分析方法来加以解剖，以便以短代长，化难为易。例如： Factories will not buy machines unless they believe that the machine will produce goods that they are able to sell to consumers at a price that will cover all cost. 这是由一个主句和四个从句组成的复杂长句，只有进行必要的语法分析， 才能正确理解和翻译。现试译如下： 除非相信那些机器造出的产品卖给消费者的价格足够支付所有成本，否则 厂家是不会买那些机器的。 节译：要不相信那些机器造出的产品售价够本，厂家是不会买的。 后一句只用了24个字，比前句40个字节约用字40%，而对原句的基本内容 无损。可见，只要吃透原文的结构和内涵，翻译时再在汉语上反复推敲提 炼，复杂的英语长句，也是容易驾驭的。 科技英语的特点 科技英语的特点 二、被动语态多 英语使用被动语态大大多于汉语，如莎士比亚传世名剧罗密欧与朱丽叶 中的一句就两次用了被动语态： Juliet was torn between desire to keep Romeo near her and fear for his life, should his presence be detected. 朱丽叶精神上受到折磨，既渴望和罗密欧形影不离，又担心罗密欧万一让 人发现，难免有性命之忧。 科技英语更是如此，有三分之一以上用被动语态。例如： (a) No work can be done without energy. 译文：没有能量决不能做功。 (b) All business decisions must now be made in the light of the market. 译文：所有企业现在必须根据市场来作出决策。 科技英语的特点 三、非谓语动词多 英语每个简单句中，只能用一个谓语动词，如果读到几个动作，就 必须选出主要动作当谓语，而将其余动作用非谓语动词形式，才能符 合英语语法要求。 非谓语动词有三种：动名词、分词（包括现在分词和过去分词）和 不定式。例如： 要成为一个名符其实的内行，需要学到老。 这句中，有“成为”、“需要”和“学”三个表示动作的词，译成英语后 为： To be a true professional requires lifelong learning. 可以看出，选好“需要”（require）作为谓语，其余两个动作：“成 为”用不定式形式 to be，而“学”用动名词形式learning，这样才能符合 英语语法要求。 科技英语的特点 四、词性转换多 英语单词有不少是多性词，即既是名词，又可用作动词、形容词、介 词或副词，字形无殊，功能各异，含义也各不相同，如不仔细观察，必致 谬误。例如, light 名词： (启发)in (the)light of由于，根据； (光)high light(s) 强光，精华；(灯)safety light 安全指示灯 形容词：(轻)light industry 轻工业； (明亮)light room 明亮的房间； (淡)light blue 淡蓝色； (薄)light coating 薄涂层 动词： （点燃）light up the lamp 点灯 副词： （轻快）travel light 轻装旅行 （容易）light come, light go 来得容易去得快 诸如此类的词性转换，在科技英语中屡见不鲜，几乎每个技术名词都 可转换为同义的形容词。词性转换增加了英语的灵活性和表现力，读者必 须从上下文判明用词在句中是何种词性，而且含义如何，才能对全句得到 正确无误的理解。 Computer English Chapter 2 Organization of Computers Key points:Key points: u useful terms and seful terms and organizationorganization of computersof computers Difficult points:Difficult points: d describing the organization of escribing the organization of computerscomputers Requirements:Requirements: 1. Terms of computer hardware 2. Organization of computers and their functions 3. 掌握专业词汇的构成规律，特别是常用词缀及复合词 的构成 New Words memory inputs this address from the address bus and use it to access the proper memory location. Each I/O devices, such as a keyboard, monitor, or disk drive, has a unique address as well. When accessing an I/O device, the CPU places the address of the device on the address bus. Each device can read the address off of the bus and determine whether it is the device being accessed by the CPU. Unlike the other buses, the address bus always receives data from the CPU; the CPU never reads the address bus. 图2-1所示的系统包括三组总线。最上面的是地址总线。当CPU从存储器读取数据或 指令，或写数据到存储器时，它必须指明将要访问的存储器单元地址。CPU将地址 输出到地址总线上，而存储器从地址总线上读取地址，并且用它来访问正确的存储单 元。每个I/O设备，比如键盘、显示器或者磁盘，同样都有一个唯一的地址。当访问 某个I/O设备时，CPU将此设备的地址放到地址总线上。每一个设备均从总线上读取 地址并且判断自己是否就是CPU正要访问的设备。与其他总线不同，地址总线总是 从CPU上接收信息，而CPU从不读取地址总线。 2.1.1 System Buses Data is transferred via the data bus. When the CPU fetches data from memory, it first outputs the memory address on its address bus. Then memory outputs the data onto the data bus; the CPU can then read the data from the data bus. When writing data to memory, the CPU first outputs the address onto the address bus, then outputs the data onto the data bus. Memory then reads and stores the data at the proper location. The processes for reading data from and writing data to the I/O devices are similar. 数据是通过数据总线传送的。当CPU从存储器中取数据时，它首先把存储器 地址输出到地址总线上，然后存储器将数据输出到数据总线上，这样CPU就 可以从数据总线上读取数据了。当CPU向存储器中写数据时，它首先将地址 输出到地址总线上，然后把数据输出到数据总线上，这样存储器就可以从数 据总线上读取数据并将它存储到正确的单元中。对I/O设备读写数据的过程 与此类似。 2.1.1 System Buses The control bus is different from the other two buses. The address bus consists of n lines, which combine to transmit one n-bit address value. Similarly, the lines of the data bus work together to transmit a single multibit value. In contrast, the control bus is a collection of individual control signals. These signals indicate whether data is to be read into or written out of the CPU, whether the CPU is accessing memory or an I/O device, and whether the I/O device or memory is ready to transfer data. Although this bus is shown as bidirectional in Figure 2-1, it is really a collection of (mostly) unidirectional signals. Most of these signals are output from the CPU to the memory and I/O subsystems, although a few are output by these subsystems to the CPU. We examine these signals in more detail when we look at the instruction cycle and the subsystem interface. 控制总线与以上两种总线都不相同。地址总线由n根线构成，n根线联合传送一个n位 的地址值。类似地，数据总线的各条线合起来传输一个单独的多位值。相反，控制总 线是单根控制信号的集合。这些信号用来指示数据是要读入CPU还是要从CPU写出， CPU是要访问存储器还是要访问I/O设备，是I/O设备还是存储器已就绪要传送数据等 等。虽然图2-1所示的控制总线看起来是双向的，但它实际上（主要）是单向（大多 数都是）信号的集合。大多数信号是从CPU输出到存储器与I/O子系统的，只有少数 是从这些子系统输出到CPU的。在介绍指令周期和子系统接口时，我们将详细地讨论 这些信号。 2.1.1 System Buses A system may have a hierarchy of buses. For example, it may use its address, data, and control buses to access memory, and an I/O controller. The I/O controller, in turn, may access all I/O devices using a second bus, often called an I/O bus or a local bus. 一个系统可能具有分层次的总线。例如，它可能使用地址、数 据和控制总线来访问存储器和I/O控制器。I/O控制器可能依次 使用第二级总线来访问所有的I/O设备，第二级总线通常称为 I/O总线或者局部总线。 2.1.1 System Buses The instruction cycle is the procedure a microprocessor goes through to process an instruction. First the microprocessor fetches, or reads, the instruction from memory. Then it decodes the instruction, determining which instruction it has fetched. Finally, it performs the operations necessary to execute the instruction. (Some people also include an additional element in the instruction cycle to store results. Here, we include that operation as part of the execute function.) Each of these functions-fetch, decode, and execute-consists of a sequence of one or more operations. 指令周期是微处理器完成一条指令处理的步骤。首先，微处理器从存储器读 取指令，然后将指令译码，辩明它取的是哪一条指令。最后，它完成必要的 操作来执行指令（有人认为在指令周期中还要包括一个附加的步骤来存储结 果，这里我们把该操作当作执行功能的一部分）。每一个功能读取、译 码和执行都包括一个或多个操作。 2.1.2 Instruction Cycle Lets start where the computer starts, with the microprocessor fetching the instruction from memory. First, the microprocessor places the address of the instruction on to the address bus. The memory subsystem inputs this address and decodes it to access the sired memory location. (We look at how this decoding occurs when we examine the memory subsystem in more detail later in this chapter.) 我们从微处理器从存储器中取指令开始讲述。首先，微处理器 把指令的地址放到地址总线上，然后，存储器子系统从总线上 输入该地址并予以译码，去访问指定的存储单元。（译码是如 何进行的，我们将在后面的章节中介绍存储器子系统是更为详 细的讨论。） 2.1.2 Instruction Cycle After the microprocessor allows sufficient time for memory to decode the address and access the requested memory location, the microprocessor asserts a READ control signal. The READ signal is a signal on the control bus which the microprocessor asserts when it is ready to read data from memory or an I/O device. (Some processors have a different name for this signal, but all microprocessors have a signal to perform this function.) Depending on the microprocessor, the READ signal may be active high (asserted - 1) or active low (asserted - 0). 当微处理器为存储器留出充足的时间来对地址译码和访问所需的存储单元之 后，微处理器发出一个读（READ）控制信号。当微处理器准备好可以从存 储器或是I/O设备读数据时，它就在控制总线上发一个读信号。（一些处理器 对于这个信号有不同的名字，但所有处理器都有这样的信号来执行这个功能 。）根据微处理器的不同，读信号可能是高电平有效（信号=1），也可能是 低电平有效（信号=0）。 2.1.2 Instruction Cycle When the READ signal is asserted, the memory subsystem places the instruction code to be fetched onto the computer systems data bus, The microprocessor then inputs this data from the bus and stores it in one of its internal registers. At this point, the microprocessor has fetched the instruction. 读信号发出后，存储器子系统就把要取的指令码放到计算机的 数据总线上，微处理器就从数据总线上输入该数据并且将它存 储在其内部的某个寄存器中。至此，微处理器已经取得了指令 。 2.1.2 Instruction Cycle Next, t