毕业设计论文 外文文献翻译 单片机类 AT89C2051 中英文对照.doc_第1页
毕业设计论文 外文文献翻译 单片机类 AT89C2051 中英文对照.doc_第2页
毕业设计论文 外文文献翻译 单片机类 AT89C2051 中英文对照.doc_第3页
毕业设计论文 外文文献翻译 单片机类 AT89C2051 中英文对照.doc_第4页
毕业设计论文 外文文献翻译 单片机类 AT89C2051 中英文对照.doc_第5页
已阅读5页,还剩3页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

at89c2051author:yuan zhenming,zhang liang,zhan guohua;from: http:/www.webct.comat89c2051 is made in the atmel corporation, which is the low-voltage, high-performance cmos8-bit microcontroller,tablets containing repeated 2k bytes of program memory erasable read-only (perom) and random 128bytes data memory (ram), device using atmels high density, non-volatile memory technology, compatible with the standard of mcs-51 instruction set, built-chip 8-bit general-purpose central processing unit and repeatedly write the flash memory, which can effectively reduce the development costs. at89c2051 features a powerful single-chip can provide cost-effective in many applications.main features:compatible the mcs51 command system;contains the 2kb memory re-programming flash (1000);2.7 6v voltage range;the whole static work: 0hz 24khz;secrets 2 program memory lock128 8-bit internal ram15 programmable i / o linestwo 16-bit timer / counter6 interrupt sources, two external interrupt sourcesprogrammable serial channelhigh precision voltage comparator (p1.0,p1.1,p3.6);have the output port of the led direct drive low-power idle and power-down mode the pin picture of at89c2051picture one the pin of at89c2051at89c2051s functional description:vcc: power supply voltagegnd: land p1 port: p1 mouth is a group of 8-bit bi-directional i / o interface, p1.2 p1.7 provide internal pull-up resistor,p1.0 and p1.1 internal supreme pull-up resistor. p1 mouth output buffer can absorb the current 20ma and direct-drive led.when programming and calibration, p1 mouth as the eighth address receive.p3 mouth: p3 port p3.0 p3.5, p3.7 is the internal pull-up resistor with the seven bi-directional i / o interface. did not bring out the p3.6,it as a generic i / o port, but can not visit. can be used as a fixed-chip input comparator output signal. when p3 write 1, they were highed the internal pull-up resistor can be raised as an input port.p3 port special function as shown in table 1:table 1 p3 mouths special features引脚功能特性p3.0rxd (串行输入口)p3.1txd (串行输出口)p3.2 (外中断0)p3.3 (外中断1)p3.4t0 (定时/计数器0外部输入)p3.5t1 (定时/计数器1外部输入)rst:reset output. when the oscillator device reset, rst pin to maintain the high level of two machine cycle time.xtal1: the rp-oscillator amplifier and internal clock generator input.timeroverview of the timer 89c2051 single-chip-chip has two 16-bit timer / counter, that is the timer 0 (t0) and timer 1 (t1). they all have from time to time and event count function, can be used for timing control, delay of external events, such as counting and testing occasions. timers t0 and t1 two 16-bit timers in fact is 16-bit counter plus 1. among them, t0 compositioned by the two 8-bit special function registers th0 and tl0; t1 posed by the th1 and tl1. these functions were controled by the special function registers tmod and tcon when set to the work in the timing, through the pin count of the external pulse signal. when the input pulse signal generated by the falling edge of 1-0, the value of timer plus 1. at of every machine cycle during the s5p2 sampling pin t0 and t1 the input level, if a machine cycle before sample value of 1, the next machine cycle sampling value is 0, the counter plus 1. since then during s3p1 of the machine cycle, new value will into the counter.so detection of a 1-0 transition of the two machine cycles,so the maximum count frequency of oscillation frequency of 1 / 24. in addition to the option of work from time to time or count,each timer / counter have four kinds of work mode, that is, each of timer circuit kinds of four constitute a structural modeltwo low-power modeidle modein idle mode, cpu to maintain sleep and all-chip peripherals remain active, this way generated in software, at this point, chip ram and all the contents of special function registers remain unchanged. idle mode was terminated by any interrupt request permission to or hardware reset.p1.0 and p1.1 ,in the non-use of external pull-up resistor on the case should be set to 0, or in the use of pull-up resistor is set to 1.it should be noted that: when uses of hardware reset termination idle mode, at89c2051 is usually stopped from the program until the internal reset control of the two machine cycles before the restore procedure service. in this case the hardware within the prohibition of the reading and writing of internal ram, however, to allow access to ports, to eliminate the hardware reset in the idle mode of port accidents may write, in principle, to enter the idle mode of instruction should not be under the command of a pin or an external memory port for a visit.power-down modein power-down mode, the oscillator to stop working, enter the power-down mode ,instructions, who was the last one, the implementation of the directive, chip ram and all the contents of special function registers the termination of the previous power-down mode be frozen. to withdraw from power-down mode is the only way to reset the hardware, reset will redefine all the special function registers but does not change the contents of ram before the the vcc work returned to normal levels shall be null and void and must be reset to maintain a certain period of time in order to restart and oscillator stabilityp1.0 and p1.1 in the non-use of external pull-up resistor on the case should be set to 0, or in the use of pull-up resistor is set to 1.oscillatoroscillator connected clientxtal1: rp-oscillator amplifier and internal clock generator inputxtal2: rp-oscillator amplifier outputcharacteristics of oscillator xtal1, xtal2 ware the rp-chip oscillator amplifier inputs and outputs, quartz crystal can be composed of the clock oscillator or ceramic oscillator, for more information from the external input clock driver at89c2051, xtal1 input clock signal from, xtal2 should be left vacant.as the input to the internal circuit is a 2-flip-flop, therefore, the external clock signal input without special requirements, however, it must comply with the maximum level and minimum norms and timingat89c2051作者:yuan zhenming, zhang liang, zhan guohua;来自:http:/www.webct.comat89c2051是美国atmel公司生产的低电压、高性能cmos8位单片机,片内含2k bytes的可反复擦写的只读程序存储器(perom)和128bytes的随机数据存储器(ram),器件采用atmel公司的高密度、非易失性存储技术生产,兼容标准mcs-51指令系统,片内置通用8位中央处理器和可反复擦写的flash存储器,可有效地降低开发成本。功能强大at89c2051单片机可提供许多高性价比的应用场合。3.2主要功能特性: *兼容mcs51指令系统;*2kb可重编程flash存储器(1000次);*2.76v电压范围;*全静态工作:0hz24khz;*2级程序存储器保密锁定;* 1288位内部ram;*15条可编程i/o线; *两个16位定时器/计数器;*6个中断源,两个外部中断源;*可编程串行通道;*高精度电压比较器(p1.0,p1.1,p3.6); *直接驱动led的输出端口;*低功耗空闲和掉电模式at89c2051的管脚引脚图如图2所示。 图1 at89c2051封装管脚引脚图at89c2051引脚功能说明:vcc:电源电压gnd:地p1口:p1口是一组8位双向i/o接口,p1.2p1.7提供内部上拉电阻,p1.0和p1.1内部无上拉电阻。p1口输出缓冲器可吸收20ma的电流并可直接驱动led。编程和校验时, p1口作为第八位地址接收。p3口:p3口的p3.0p3.5、p3.7是带有内部上拉电阻的7个双向i/o接口。p3.6没有引出,它作为一个通用的i/o口,但是不可访问。可作为固定输入的片内比较器的输出信号。当p3口写入1时,它们被内部的上拉电阻拉高并可作为输入端口。p3口的特殊功能如表1所示:rst:复位输出。当振荡器复位器件时,要保持rst脚两个机器周期的高电平时间。xtal1:振荡器的反相放大器及内部时钟发生器的输入端。xtal2:振荡器反相放大器的输出端。表1 p3口的特殊功能引脚功能特性p3.0rxd (串行输入口)p3.1txd (串行输出口)p3.2 (外中断0)p3.3 (外中断1)p3.4t0 (定时/计数器0外部输入)p3.5t1 (定时/计数器1外部输入)定时器定时器概述89c2051单片机片内有两个16位定时器/计数器,即定时器0(t0)和定时器1(t1)。它们都有定时和事件计数功能,可用于定时控制、延时、对外部事件计数和检测等场合。定时器t0和t1两个16位定时器实际上都是16位加1计数器。其中,t0由两个8位特殊功能寄存器th0和tl0构成;t1由th1和tl1构成。这些功能都由特殊功能寄存器tmod和tcon所控制。 设置为定时工作方式时,定时器计数at89c2051片内振荡器输出的经12分频后的脉冲,即每个机器周期使定时器的数值加1直至计满溢出。当at89c205采用12mhz晶振时,一个机器周期为1s,计数频率为1mhz。设置为计数工作方式时,通过引脚对外部脉冲信号计数。当输入脉冲信号产生由1至0的下降沿时,定时器的值加1。在每个机器周期的s5p2期间采样t0和t1引脚的输入电平,若前一个机器周期采样值为1,下一个机器周期采样值为0,则计数器加1。此后的机器周期s3p1期间,新的数值装入计数器。所以,检测一个1至0的跳

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论