已阅读5页,还剩5页未读, 继续免费阅读
版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
课程 Computer Organization and Architecture(A)(2008年级)(09-10)(计算机组织与结构再修)课程性质(必修专业限选任选) 考试方式(闭卷开卷)得分PART A.。Select the best answers based on this course and fill them into following table.(There are 40 questions in this part,each 1 point,total 40 points)questionanswerquestionanswerquestionanswerquestionanswer111213121222323132333414243451525356162636717273781828389192939102030401.The control signal given by CU doesnt include _.A. that read/write memory or I/OB. that turn on/off the gates on the pathway for information flowC. that requests to CPU example as Interrupt request signalD. that make arithmetic or logic operation2. The more complicated instruction execution includes _cycle(s).A. 4 B. 3 C. 2 D. 13. _ gave the concept of stored- program .A. Bill Gates B. Gordon Moore C. William Stallings D. John von Neumann4.The width of track equal to _.A. the width of head B. the width of drive C. 0 D. 25. The main functions of ALU are _.A. logic operations B. logic and arithmetic operationsC. arithmetic operations D. only addition6.In an instruction, source and result operands can not in _. A. memory B. CPU register C. disk D. cache7. PC holds _ .A. address of next instruction B. next instruction C. address of operand D. operand3得 分8. The negation of an 8-bit twos complement _ is changed to a 16-bit that equal to1111 1111 1101 0011.A. 0101 0011 B. 1101 0011 C. 0010 1101 D. 1010 11019. The DIRECT ADDRESSING means_. A. operand includes in instruction B. address of operands address included in instruction C. operand been unnecessary D. operands address included in instruction 10. A unsigned binary number is n bits, so it is can represent a value in the range between _ .A. 0 to n-1 B. 1 to n C. 0 to 2n-1 D. 1 to 2n 11. If two numbers are added, and they are both positive or both negative, then overflow occurs if and only if the result has _. A. the opposite sign. B. a carry flag C. the same sign D. a zero flag12. The disadvantage of INDIRECT ADDRESSING is _.A. large addressing range B. no memory accessC. more memory access D. large value range13.In RAID, parity means that more disks capacity is used_. A. to enlarge capacity of available data in disk system B. to enable the recovery of data lost due to a disk failure C. to find and correct the read/write errors D. to improve I/O request rate of system14. Booths algorithm is used for Twos complement _. A. addition B. subtraction C. multiplication D. division 15.RAID level(s)_make use of a parallel access technique.A. 3 B. 4 C. 5 D. all16. The disadvantage of IMMEDIATE ADDRESSING is _ . A. more memory reference B. large value range C. less memory reference D. limit value range17. Suppose bit long of twos complement is 5 bits, which arithmetic operation brings OVERFLOW? A. 5+8 B. (-8)+(-8) C. 4-(-12) D.15-7 18. DMA means _.A. CPU Directly Manages Address busB. “Direct Memory Addressing” modeC. Auxiliary Magnetic DiskD. I/O Directly Accesses Memory data19 On address mapping of cache, any block of main memory can be mapped to any line of cache, it is _ .A. Associative Mapping B. Direct Mapping C. Set Associative Mapping D. Random Mapping20. On a movable head system, the time it takes to position the head at the track is know as_.A. seek time B. rotational delay C. access time D. transfer time 21. Flash memory is _. .A. read-only memory B. read-mostly memory C. read-write memory D. volatile22. Transfer data with I/O modules, 3 types of techniques can be used. Which one is not belong them A. Interrupt-driven I/O B. programmed I/O C. direct I/O access D. DMA考生注意: 考试时间 120 分钟 试卷总分 100 分 共 4 页 第 1 页专 业班 级装订线学 号姓 名23. The signals of interrupt request and acknowledgement exchange between CPU and requesting I/O module. The reason of CPUs acknowledgement is _A. to let the I/O module remove request signal B. to let CPU get the vector from data bus C. both a & b D. other aims24. The “MESI” means states of _ .A. Modified, Exclusive, Stored and Inclusive B.Moved, Expected, Shared and InterruptC. Modified, Exclusive, Shared and Invalid D.Moved, Exchanged, Shared and Invalid25. Caches write-through polity means write operation to main memory _.A. as well as to cache B.only when the cache is replacedC. when the difference between cache and main memory is foundD. only when direct mapping is used26. If the speed of main memory is as fast as CPU, which technique is not necessary.A .DMA B. Interrupt C. Cache D. Pipeline27. Which is not in the ALU A. shifter B. adder C. complementer D. accumulator28. There are three kinds of BUSes. Which is not belong to them A. address bus B. system bus C. data bus D. control bus29Which isnt function of computer?A. data movement B. data operation C. data storage D. data creation30. Generally _ cache is(are) divided to Instruction cache and Data cache.A. L1 B. L2 C. L1 and L2 D. neither L1 nor L231. The Stack Use “Last In First Out” operation, the operating location is known as _ of stack.A. bottom B. top C. head D. pointer32. Before DMA operation, CPU must send some information to DMA controller, which is not belong them: A. I/O address B. memory address C. transfer direction D. active signal33. If signed integer is 32-bit, its representation range is _. A. 0-232-1 B. 1-232 C. -231-231-1 D. (231-1)-231-134. SRAMis used for _. A. CACHE on chip B. CACHE off chip C. main memory D. bath A & B35. Interrupt process steps are _.A. suspending , resuming , branching & processingB. branching , suspending , processing & resumingC. suspending , branching , processing & resumingD. processing , branching , resuming & suspending36. Using hamming code, its purpose is of one-bit error. A. detecting and correcting B. detecting C. correcting D. none of all37. The SMP means _.A. Sharing Memory Processes B. Split Memory to PartsC. Stack and Memory Pointer D. Symmetric Multi-Processor38. Using Direct addressing, after fetch subcycle, _ in MBR.A. an instruction B. address of an instruction C. an operand D. address of an operand39. which type of memory has 6-transistor structure A. DRAM B. SRAM C. ROM D. EPROM40. After the information flow of indirect subcycle, the content of MBR is_.A. operand B. address of instruction C. instruction D. address of operand PART B.得分、For the 8-bit data 10110101 would be stored in memory , suppose the data is read from memory and calculated check bit is 1101,please use the Hamming algorithm to answer( 12 points):1. what is old check bit?2. what is new check bit?3. what is the data read from memory? 共 4 页 第 2 页 专 业班 级装订线学 号姓 名得分.Describe the process of getting operand with immediate addressing, indirect addressing, and analyze their advantages and disadvantages (12 points)得分. In multi-processor systems, MESI protocol is used to solve the problem of cache coherence. (12 points)IISEMMSEIIniatial Snoopy1) This is the case of _.2) Please complete this figure.3) With this case , please fill best answers into following table.The states in beginWhere is the Valid datd? ActionsThe states in endInitialsnoopyInitialsnoopy 共 4 页 第 3 页装订线专 业班 级学 号姓 名得分 Consider a memory system cache size is 64K words, main memory size is 4G words, which contain 512M blocks (12 points)please answer:1. if to adapt direct mapping, what is address format? Which line is mapped to the memory location ABCDEF8FH? 2. if to adapt 4-way set associative mapping, what is address format? Which set is mapped to the memory location ABCDEF8FH? 得分. Show all the micro-operations for the following instruction: (12 points)1. ISZ X - increment and skip if zero2. BSA X - Branch and save address Address of instruction following BSA is saved in X Execution continues from X+1. 共4页 第 4 页questionanswerquestionanswerquestionanswerquestionanswer1C11A21B31B2B12C22C32D3D13B23C33C4A14C24C34D5B15A25A35C6D16D26C36A7A17C27D37D8B18D28B38A9D19A29D39B10C20A30A40DAccording data bit , calculate check bitC1=D1D2D4D5D7 = C1=10010=0C2=D1D3D4D6D7 = C1=11010=1C4=D2D3D4D8 = C1=0101=0C8=D5D6D7D8 = C1=1101=1Old check bit 1010New check bit 1101Syndrome word 0111It means position 7 is error = the data read from memory is 10111101Immediate addressing: The value of the operand is in the instruction.Indirect addressing: The address field refers to the address of a word in memory,which in turn contains the effective address of the operand.(page384-5)1)This is the case of _write miss _.2)Please complete this figure.3)With this case , please fill best answers into following table.IISEMMSEThe states in beginWhere is the Valid datd? ActionsThe stat
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 2025四川大学华西第二医院招聘外聘门诊医师历年真题汇编带答案解析
- 2026年设备监理师之设备工程监理基础及相关知识考试题库200道附答案【b卷】
- 中共南部县委组织部关于2025年南部县党政机关公开考调工作人员(16人)备考题库带答案解析
- 2026奇瑞汽车博士校园招聘历年真题汇编附答案解析
- 2025下半年四川宜宾市高县事业单位考核招聘37人备考题库附答案解析
- 2025内蒙古呼和浩特经开区物业管理集团有限公司招聘工作人员4人模拟试卷附答案解析
- 2026陕西省面向重庆大学招录选调生历年真题汇编带答案解析
- 2025中铁上海设计院集团有限公司招聘8人笔试模拟试卷带答案解析
- 2025大兴区第十批公益性岗位招聘3人参考题库带答案解析
- 2025河南洛阳理思实验学校高中部招聘骨干教师(储备)历年真题库附答案解析
- CJ/T 355-2010小型生活污水处理成套设备
- 护理核心制度试题及答案问卷星n1
- 管培生合同协议书
- 基于纳米模型的CNTFET器件:机理剖析与模型构建研究
- 新疆开放大学2025年春《国家安全教育》形考作业1-4终考作业答案
- 2025万家寨水务控股集团所属企业校园招聘82人笔试参考题库附带答案详解
- 康复医院双向转诊流程及案例分析
- 风机安装安全管理制度
- 2022桶装饮用水 PC 罐清洗消毒卫生规范
- 湖南省长沙市雅礼教育集团2024-2025学年九年级3月月考道德与法治试题(原卷版+解析版)
- 病理科年终总结
评论
0/150
提交评论