




已阅读5页,还剩45页未读, 继续免费阅读
版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
VHDL3BASICOPERATORSANDARCHITECTUREBODY,Designdescriptions/=notequal=smaller,bigger,equaletc.,exercise3:VHDL(v.2b),5,Exercise3.1:Fillin“?_”.ItshowstheNAND-gateisnotassociative,soAnandBnandCisillegal.(AnandB)nandCAnand(BnandC),exercise3:VHDL(v.2b),6,StudentID:_Name:_Date:_(Submitthisattheendofthelecture.),ShiftoperatorsseeVHDLforEngineers(Googlebooks)KennethL.Short-2008-Computers-685,LogicalshiftandrotateSll(shiftleftlogical,fillblankwith0);srl(shiftrightlogical,fillblankwith0)rol(rotateleftlogical);ror(rotaterightlogical)circularoperation.E.g.“10010101”rol3is“10101100”Arithmeticshift(/wiki/Arithmetic_shift)sla(shiftleftarithmetic)fillblankwith0,sameassll(shiftleftlogical)sra(shiftrightarithmetic),fillblankwithsignbit(MSB),exercise3:VHDL(v.2b),7,Exercise3.2onshiftandrotate,A=“10010101”;Asll2=_Asrl3=_Asla3=_Asra2=_Arol3=_Aror5=_,exercise3:VHDL(v.2b),8,Somebasicoperators,+arithmeticadd,forinteger,float.-arithmeticsubtract,forinteger,float.2c:outstd_logic);3endand24architectureand2_archofand25begin6c=aandb;7endand2_arch,exercise3:VHDL(v.2b),16,Step2:Createcomponent“and2”basedon“entityand2”,10componentand211port(a,b:instd_logic;coutstd_logic);12-notesequenceofa,b,c13endcomponent14-nowuseitin“portmap”instructions,exercise3:VHDL(v.2b),17,Step3:connectcomponentsusingportmap,-assumeand2,or2areuserdefinedcomponents21architecturestruct_abcofabcxis22begin23label_u0:or2portmap(a,b,x);24label_u1:and2portmap(c,x,y);25endstruct_abc;26-label_u0,label_u1arelinelabels.,exercise3:VHDL(v.2b),18,a,c,x,y,b,Whatwillhappenifthese2linesareinterchanged?,Coreofthestructuraldesign,21architecturestruct_abcofabcxis22begin23label_u1:and2portmap(c,x,y);24label_u0:or2portmap(a,b,x);25endstruct_abc;,exercise3:VHDL(v.2b),19,Label_u0,label_u1arelinelabels“portmap”arereservedwords,linescanbeinterchanged,Exercise:3.3:,(a)Whenwillline23and24beexecuted?Answer:_(b)DrawtheschematicdiagramifaVHDLprogramhaslines23label_u0:and2portmap(a,c,x);24label_u1:or2portmap(b,x,y);(c)Completeline23and24ifthecircuitis23label_u0:?_24label_u1:?_,exercise3:VHDL(v.2b),20,a,c,x,y,b,entitytest_andor2is-Adetailedexampleport(in1:inSTD_LOGIC;in2:inSTD_LOGIC;in3:inSTD_LOGIC;out1:outSTD_LOGIC);endtest_andor2;architecturetest_andor2_archoftest_andor2iscomponentand2port(a,b:instd_logic;c:outstd_logic);endcomponent;componentor2port(a,b:instd_logic;c:outstd_logic);endcomponent;signalcon1_signal:std_logic;beginlabel1:and2portmap(in1,in2,con1_signal);label2:or2portmap(con1_signal,in3,out1);endtest_andor2_arch;,exercise3:VHDL(v.2b),21,in1,in3,out1,in2,Con1_signal,Exercise3.4Drawtheschematicdiagramofthehalf-adderbasedonarchitecturestruct_abcentityhalf_adderis-anotherexampleport(a:inbit;b:inbit;sum:outbit;carry:outbit);endhalf_adder;architecturehalf_adder_archofhalf_adderiscomponentxor2port(x,y:inbit;z:outbit);endcomponent;componentand2port(l,m:inbit;n:outbit);endcomponent;beginlabel1:xor2portmap(a,b,sum);label2:and2portmap(a,b,carry);endhalf_adder_arch;,exercise3:VHDL(v.2b),22,(2)Dataflowdesigndescriptionmethod,exercise3:VHDL(v.2b),23,Dataflow:concurrentexecution,1entityeqb_comp4is2port(a,b:instd_logic_vector(3downto0);3equals,bigger:outstd_logic);4endeqb_comp4;5architecturedataflow4ofeqb_comp4is6begin7equalsb)else0;-concurrent10enddataflow4;,exercise3:VHDL(v.2b),24,Exercise:3.5:Exercisebasedonentityeqb_comp4,1entityeqb_comp4is2port(a,b:instd_logic_vector(3downto0);3equals,bigger:outstd_logic);4endeqb_comp4;5architecturedataflow4ofeqb_comp4is6begin7equalsb)else0;-concurrent10enddataflow4;(a)Whenwilllines7,8beexecuted?Answer:_,exercise3:VHDL(v.2b),25,Exercise3.6:Drawtheschematicofthiscode,EntityabcisPort(a,b,c:instd_logic;youtstd_l;ogic);endabc;Architectureabc_archofabcissignalx:std_logic;Beginx=anorb;y=xandc;endabc_arch;,exercise3:VHDL(v.2b),26,(3)BehavioraldesigndescriptionmethodUsingProcess(),exercise3:VHDL(v.2b),27,Behavioraldesignissequentialthekeywordisprocess,Sequential,insideaprocessJustlikeasequentialprogramthemaincharacterisprocess(sensitivitylist),exercise3:VHDL(v.2b),28,1entityeqcomp4isport(2a,b:instd_logic_vector(3downto0);3equals:outstd_logic);4endeqcomp4;5architecturebehavioralofeqcomp4is6begin7comp:process(a,b)8begin9ifa=bthen10equals=1;11else12equals=0;13endif;14endprocess;15endbehavioral;,exercise3:VHDL(v.2b),29,Behavioraldesign:Itissequential,thekeywordisprocess,sequentialexecutionlikeasequentialsoftwareprogram,Exercise3.7:Exercisebasedoneqcomp4,(a)Whenwillline7,theprocess(),beexecuted?Answer:_(b)Whenwillline9,10beexecuted?Answer:_,1entityeqcomp4isport(2a,b:instd_logic_vector(3downto0);3equals:outstd_logic);4endeqcomp4;5architecturebehavioralofeqcomp4is6begin7comp:process(a,b)8begin9ifa=bthen10equals=1;11else12equals=0;13endif;14endprocess;15endbehavioral;,exercise3:VHDL(v.2b),30,ConcurrentVSsequential,Everystatementinsidethearchitecturebodyisexecutedconcurrently,exceptstatementsenclosedbyaprocess.ProcessStatementswithinaprocessareexecutedsequentially.Resultisknownwhenthewholeprocessiscomplete.Youmaytreataprocessasoneconcurrentstatementinthearchitecturebody.Process(sensitivitylist):whenoneormoresignalsinthesensitivitylistchangestate,theprocessexecutesonce.,exercise3:VHDL(v.2b),31,DESIGNCONSTRUCTIONS,Concurrentandsequential,exercise3:VHDL(v.2b),32,Designconstructions,Concurrent:statementsthatcanbestand-aloneWhen-elseWith-select-whenSequential:statementsthatcanonlyliveinsideprocessesCase-whenforin-to-loopIf-then-else,exercise3:VHDL(v.2b),33,sequential-withprocesses,Concurrentsequential-NOprocess,DesignconstructionsConcurrentstatements,exercise3:VHDL(v.2b),34,Concurrent:statementsthatcanstand-alone,(concurrent1)when-else(concurrent2)with-select-when,exercise3:VHDL(v.2b),35,concurrent-noprocess,When-else:exampleand-gate,1entitywhen_exis2port(in1,in2:instd_logic;3out1:outstd_logic);4endwhen_ex;56architecturewhen_ex_aofwhen_exis7begin8out1=1whenin1=1andin2=1else0;9endwhen_ex_a;,exercise3:VHDL(v.2b),36,concurrent-1-(when),And-gate,in1,in2,out,With-select-when:exampleand-gateagain,1entitywith_exis2port(in1,in2:instd_logic;3out1:outstd_logic);4endwith_ex;5architecturewith_ex_aofwith_exis6begin7within1select8out1=in2when1,-meanswhenin1=190whenothers;-othercases10endwith_ex_a;,exercise3:VHDL(v.2b),37,concurrent-2(with),And-gate,in1,in2,out,DesignconstructionsSequentialstatements,exercise3:VHDL(v.2b),38,Process(sensitivitylistofsignals)forsequentialexecution,1architecturefor_ex_archoffor_exis2begin3process(in1,in2)-executeoncewhenthesignals4-inthesensitivitylist(I.e.in1orin2)changestate5begin6out1=in1andin2;7:8endprocess;9out2out1out1=1;10out2=0;11endcase;12endprocess;13b”means“implies”not“bigger”allcasesmustbepresent,useotherstocompleteallcasesans:,exercise3:VHDL(v.2b),42,b(0),b(1),out1,out2,Ex-nor,For-in-to-loop(exampleinvert4inputs),1architecturefor_ex_archoffor_exis2begin3process(in1)4begin5label_for0:foriin0to3loop6out1(i)=notin1(i);7endloop;8endprocess;9endfor_ex_arch;,exercise3:VHDL(v.2b),43,in(3:0),out(3:0),Exercise3.9:useofFOR,Rewritearch1withoutaprocess().1architecturearch1ofex1is2begin3456789endfor_ex_arch;,1architecturearch1ofex1is2begin3process(in1)4begin5lab0:foriin0to3loop6out1(i)=notin1(i);7endloop;8endprocess;9endfor_ex_arch;,exercise3:VHDL(v.2b),44,?,If-then-else:exampleand,1architectureif_ex_aofif_exis2begin3process(in1,in2)4begin5ifin1=1andin2=1then6out1=1;7else8out1=0;9endif;10endprocess;11endif_ex_a;,exercise3:VHDL(v.2b),45,And-gate,in1,out,in2,sequential-3if-then-else,Useofsignalsandvariables,Signals(global)Variable(liveinsideprocessesonly)WewilllearnmoreaboutthisinFinitestatemachinesd
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 电子支付投诉解决方案
- 浙教版信息技术八年级下 第九课 影片剪辑制作与应用 说课稿
- 电子商务技术员软件资格考试新考纲试题集解析2025年附答案
- 二级注册建筑师真题答案解析2025年
- 2025年安全生产月活动《安全知识》答题活动模拟题(附答案)
- 2025年风险分级管控和隐患排查治理双重预防机制考试试题及答案
- 2025年二级C笔试试题及答案
- 2025年血液内科护理简答题题库及答案
- 2025年骨科专科护理面试题库及答案
- 基于ITHBC理论的老年髋部骨折患者术后居家运动方案的构建与初步验证
- 钢支撑及钢腰梁计算
- 企业数字化转型的国外研究现状
- 第六讲-关于学术规范课件
- 法学类专业课复习资料-马工程《宪法学》重点整理
- DB11T 2100-2023承插型盘扣式钢管脚手架安全选用技术规程
- 水电消防安装施工组织设计方案
- 医院工作制度和人员岗位职责(卫生部)
- 金属非金属露天矿山安全生产风险分级管控体系方案资料(2021-2022)
- 第二部分压裂材料
- GB/T 10416-2007农业机械环形变速V带及带轮轮槽截面
- 性健康教育课件
评论
0/150
提交评论