100进制同步计数器设计报告

1、浙江万里学院实验报告课程名称：实验名称：100进制同步计数器设计专业班级：电子103姓名：徐强 学号:2010014092实验日期:一、实验目的：1、掌握计数器的原理及设计方法；2、设计一个0100的计数器；3、利用实验二的七段数码管电路进行显示；二、实验要求：1、用VHDL语言进行描写；2、有计数显示输出；3、有清零端和计数使能端；三、实验结果：1.VHDL程序LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;PACKAGEmy_pkglSComp onentn d2-或门PORT(a,b:INSTD_LOGIC;c:OUTSTD_LOGIC);ENDComp o

2、nent;Comp onen tled_decoderPORT(di n:in std_logic_vector(3dow ntoO);-四位二进制码输入 seg:outstd_logic_vector(6downtoO);-输出 LED 七段码ENDComp onent;ComponentCNT60-2 位 BCD 码 60 进制计数器PORT(CR:INSTD_LOGIC;EN:INSTD_LOGIC;CLK:INSTD_LOGIC;OUTLOW:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0);OUTHIGH:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0

3、);ENDComponent;ComponentCNT100-带使能和清零信号的 100 进制计数器PORT(CLK:INSTD_LOGIC;EN:INSTD_LOGIC;CLR:INSTD_LOGIC;OUTLOW:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0);OUTHIGH:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0) );ENDComponent;Componentfreq_div-50MHZ 时钟分频出 1HzPORT(clkinput:INSTD_LOGIC;output:OUTSTD_LOGIC);ENDComponent;Component

4、jtd-交通灯控制器PORTCLKIN:INSTD_LOGIC;-50MHZR1,G1,R2,G2,R3,G3,R4,G4:OUTSTD_LOGIC;-红绿灯信号输出GAO,DI:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0)- 倒计时输出 );ENDComponent;ENDmy_pkg;LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;USEwork.my_pkg.ALL; - 打开程序包ENTITYDemo3ISPORT(CRl:INSTD_LOGIC;ENl:INSTD_LOGIC;CLKIN:INSTD_LOGIC;LEDLOW,LEDH

5、IGH:OUTSTD_LOGIC_VECTOR(6downto0);ENDDemo3;ARCHITECTUREbehvOFDemo3ISSIGNALCLKTEMP:STD_LOGIC;- 定义中转信号SIGNALLEDLOWTEMP,LEDHIGHTEMP:STD_LOGIC_VECTOR(3downto0);BEGINu1:freq_divPORTMAP(CLKIN,CLKTEMP); -位置关联方式 u2:CNT60PORTMAP(CR=>CRl,EN=>ENl,CLK=>CLKTEMP,OUTLOW=>LEDLOWTEMP,OUTH IGH=>LEDHIGH

6、TEMP);-名字关联方式u3:led_decoderPORTMAP(LEDLOWTEMP,LEDLOW);-低位数码管输出u4:led_decoderPORTMAP(LEDHIGHTEMP,LEDHIGH);-高位数码管输出ENDbehv;LIBRARYieee;USEieee.std_logic_1164.all;ENTITYfreq_divISPORT(clkinput:INSTD_LOGIC;output:OUTSTD_LOGIC);ENDfreq_div;ARCHITECTURErtOFfreq_divISSIGNALcount_signal:INTEGERRANGE0TO25000

7、000;signalmid1:STD_LOGIC;BEGINPROCESS(clkinput)BEGINIF(clkinput'EVENTANDclkinput='1')THENifcount_signal=24999999then-50MHzdivisionto1Hz count_signal<=0;mid1<=notmid1;elsecount_signal<=count_signal+1;endif;output<=mid1;endif;ENDPROCESS;endrt;- 文件名： decoder.vhdlibraryIEEE;useIE

8、EE.STD_LOGIC_1164.ALL;entityled_decoderisPort(din:instd_logic_vector(3downto0);-四位二进制码输入seg:outstd_logic_vector(6downto0);-输出 LED 七段码 endled_decoder;architectureBehavioralofled_decoderisbeginprocess(din)begincasediniswhen"0000"=> seg<="1000000"-0 when"0001"=>se

9、g<="1111001"-1 when"0010"=>seg<="0100100"-2 when"0011"=>seg<="0110000"-3 when"0100"=>seg<="0011001"-4 when"0101"=>seg<="0010010"-5 when"0110"=>seg<="0000010"

10、-6 when"0111"=>seg<="1011000"-7 when"1000"=>seg<="0000000"-8 when"1001"=>seg<="0010000"-9 whenothers=>seg<="0000110"-E endcase;endprocess; endBehavioral; LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL; USEIEEE.STD_

11、LOGIC_UNSIGNED.ALL;ENTITYCNT60ISPORT(CR:INSTD_LOGIC; EN:INSTD_LOGIC; CLK:INSTD_LOGIC;OUTLOW:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0); OUTHIGH:BUFFERSTD_LOGIC_VECTOR(3DOWNTO0) );ENDCNT60;ARCHITECTUREbehavOFCNT60ISBEGINPROCESS(CLK,CR,EN)BEGINifCR='1'thenOUTHIGH<="0000"OUTLOW<="000

12、0"elsifEN='1'thenIFCLK'EVENTANDCLK='1'THENIFOUTHIGH="1001"ANDOUTLOW="1001"THENOUTHIGH<="0000"OUTLOW<="0000"ELSIFOUTLOW="1001"THENOUTHIGH<=OUTHIGH+1;OUTLOW<="0000"ELSEOUTLOW<=OUTLOW+1;ENDIF;ENDIF;ENDIF

13、;ENDPROCESS;ENDbehav;2.仿真结果以及说明3.程序下载及运行情况说明-c / nltei o/72/q.iH art tfa/ent frU - CJItftfl - IP is Plniiacr'1Hr烽 0MTGM -<&-曲 口 wmwil-hd -«>ML分击-煤 iMtdKoda壬-g -®? ?3SOS呈 TS.&-B eih-uMi PreZ9iI： LUM 一2I12_v2KLN2S s 筈 4 p-M_rGm LB>ga<G：| -讨£1Bwbfi- LZDHK .讨pk 一 R

14、mylei±eu;iLELHl£_jLEEH1 虽sLEDUM昌LEUOWflt> LEDtMUpjLHXQS空c- LEQJ 萤二-.rnpois AAtf Vnl-i;EMEEEE.$FputlIKCMEE&«£ hlKputcKputy«JL>3¥u- i?IaF耳-STl-aJP一dlwmdEatn-l_Yla邑$¥-Dfn卫产恳二 p_hl £=zf汽品 ZMJJBG.HIEpfJloP 壬 JKM p丘弓fa prAAi* PE 总 PLhLxti PINVEL PINI3黃 ¥H_ 3#Lm_ g.虞 Lvm 3#mT_ WVT一A.YE 二 3.V吨 Lm 3.Y吨 LWTT_ «3wm_?£- 童E 亠 lidg 亠 ckt$ rdef-adt)-n- -tf£- J.-ddf -呈g -星aa)li-rl呈工r?lsIPtiEIFfe-EL 工 £?&