教学课件PPT精彩模板.ppt_第1页
教学课件PPT精彩模板.ppt_第2页
教学课件PPT精彩模板.ppt_第3页
教学课件PPT精彩模板.ppt_第4页
教学课件PPT精彩模板.ppt_第5页
已阅读5页,还剩11页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、Unit 26 FPGA Advantage,注:FPGA是FieldProgrammable Gate Array (现场可编程门阵列),成功的背后隐藏的FPGA采用简单的承诺是真实的。公司成功地利用FPGA技术来支持新的竞争的商业模式。FPGA优势集成设计环境从导师图形提供了一个全面的FPGA厂商中立系统目标来支持你的高复杂性设计要求通过编织在一起的实用功能,HDL(硬件描述语言 )设计师系列设计管理、创建和文档、ModelSim(HDL语言仿真软件 )核查,精密RTL合成或莱昂纳多谱合成为先进的设备实现。FPGA优势提供必要的力量和能力今天复杂的FPGA设计。,The hidden su

2、ccess behind FPGA adoption is simple-the promises are real . Companies are successfully leveraging FPGA technology to support new competitive business models . The FPGA Advantage integrated design environment from Mentor Graphics delivers a comprehensive FPGA vendor neutral system targeted to suppor

3、t your high -complexity design requirements by braiding together the proven capabilities of HDL Designer Series for design management , creation and documentation , ModelSim for verification , and Precision R TL Synthesis or Leonardo Spectrum synthesis for advanced device implementation . FPGA Advan

4、tage provides the power and capacity necessary for today s complex FPGA designs .,26 .1 Harnessing Chaos,A complex design may be described by the number of design files , the number of equivalent system gates , the performance characteristics of the design , the number of engineers on the design tea

5、m ,the geographic distribution of team members or by some other quantifiable metric. Each dimension of design complexity provides distraction and impacts your productivity .FPGA Advantage has been engineered to allow you to focus on your design objectives by providing an advanced cockpit for FPGA de

6、sign . Design creation , verification , and implementation are blended into a high-productivity correct-by-construction design flow . The integrated design environment complements the HDL design flow with a complete team design environment and automated design documentation as well as integrated des

7、ign data management .,一个复杂的设计可能是被设计 文件的数量,这个数量的等效系 统盖茨的性能特点,设计、数量 的工程师在设计团队,团队成员 的地理分布或其他一些可量化 的指标。每个维度设计复杂性 提供了分心和影响你的效率。FPGA优势已经被设计为允许 你关注你的设计目标,通过提供 一个先进的驾驶舱的FPGA设 计。设计制作、验证和实现是 融入一个高产出正确的 施工设计流程。集成设 计环境的HDL设计流量 与补充一个完整的团队 设计环境和自动化的设 计文档以及综合设计数 据管理。,The FPGA Advantage design solution is multi-pla

8、tform and multi language capable , allowing engineers to work on UNIX R , Windows R , NT R , Linux R , and environments of V HDL , Verilog , or mixed-HDL language code .,FPGA设计解决方案是一种多平台的优势和多语言能力,允许工程师工作在UNIX、Windows NT R Linux R,和V的环境,HDL混合Verilog(一种硬件描述语言 )或语言代码。,26 .2 Developing an Edge,Not all F

9、PGA s are created equal. In fact, the variety of architectures available from the top three FPGA vendors creates a rainbow of technology and component cost alternatives that should be leveraged to optimize product profit margins. Limiting your FPGA device selection in a subtle trade-off for FPGA ven

10、dor design tools could prove to be the advantage your competitor needs. FPGA Advantage promotes FPGA vendor independent design by leveraging advanced RTL HDL design techniques. These advanced techniques include Module Ware; a library of dynamic macro-cells capable of generating V HDL and Verilog cod

11、e. Combining device independent design with FPGA architecture, intelligent implementation allows FPGA Advantage to protect your ability to select FPGA devices based on how they help you dominate your market .,并不是所有的FPGA s都是平等的。事实上,各种各样的架构可以从三大FPGA供应商创造了一条技术和组件成本的替代选择,应该杠杆来优化产品的利润率。限制你的FPGA器件选择在一个微妙的

12、平衡FPGA供应商设计工具可以被证明是优势你的竞争对手的需要。FPGA优势促进FPGA供应商独立设计利用先进的RTL HDL设计技术。这些先进的技术包括模块器皿;一个图书馆的动态宏观元件能够生成V HDL和Verilog代码。结合设备独立设计与FPGA设计、智能 的实现允许FPGA的优势 来保护你的能力来选 择FPGA设备基于 他们帮助你主宰 你的市场。,26 .3 Professionals Only,Every evolution of FPGA technology delivers more gates, higher performance, and embedded digital

13、 miracles at a lower cost per gate allowing the opportunity to once again innovate and gain a new competitive edge. FPGA Advantage provides the capacity to handle today s and tomorrows most advanced devices ,gaining you the ability to leverage new technology as it becomes available . Embedded design

14、 data management provides the foundation of the sophisticated team environment necessary to coordinate global engineering efforts while maintaining maximum flexibility for the local engineer . F PGA Advantage complements intuitive design creation and reuse with advanced ASIC proven verification meth

15、ods. Finally, this is the only FPGA design system that extends the implementation flow into the Mentor Graphics PCB design system to give you market-dominating power.,每一个进化的FPGA技术提供了更多的盖茨,更高的性能,和嵌入式数字奇迹以较低的成本每门允许再次的机会创新和获得新的竞争优势。F PGA优势提供 了强大的能力,用以处理今天的和明天年代最先进的设备,获得您能够利用 新的技术因为它变得可用。嵌入式设计数据管理提供了基金会

16、的复 杂的团队环境必要协调全球工程努力的同时保持最大的灵活性 为当地的工程师。F PGA优势直观的设计开发和重用的补充 与先进的ASIC证明验证方法。最后,这是唯一的FPGA设计 系统,扩展了实现流到导师图形PCB设计系统来给你的市 场主导力量。,26 .4 On the Job,Within FPGA Advantage, design analysis begins the moment a design project is formed. The design object relationships are extracted to provide both design centr

17、ic ease of use as well as trivializing the daunting task of navigating a multi-million-gate design . The sophisticated Design Pad text entry environment features additional design analysis techniques necessary for quickly navigating large HDL descriptions. In addition to organizational analysis , ea

18、ch leaf level of the design may be rapidly visualized using Interface-Based Design ( IBD ) tables , block diagrams , state machines and flow charts . FPGA Advantage provides the power you need to work with complex design projects as well as the power to understand your design elements within the com

19、plete team project.,在FPGA优势,设计分析的那一刻起开始形成设计项目。设计对象关系被提取到提供设计为中心的易用性以及重视这一艰巨的任务的一个几百万个门导航设计。这个复杂的设计垫文本输入环境功能所需的额外的设计分析技术快速导航大型HDL描述。除了组织分析,每片叶子水平的设计可以快速地使用基于接口的设计的可视化(IBD)表、块图,状态机和流程图。FPGA优势提供动力,你需要处理复杂的设计项目的权力 去理解你的设计元素在完 整的团队项目。,26 .5 Designing My Way,Every corporation needs a common, repeatable de

20、sign flow spanning their engineering organization. Every engineer needs the opportunity to leverage their talents to meet their assigned design objectives. FPGA Advantage offers local flexibility and control to the individual engineer while maintaining a consistent repeatable design flow for the ent

21、ire team. In addition to local design flow flexibility, each engineer has the opportunity to select from a rich variety of design creation techniques and editors ranging from a sophisticated text IBD to the more conventional block diagram, state machine, flow chart and truth table techniques. Each e

22、ngineer can quickly incorporate design elements from Module Ware, previous designs, external IP providers and , if needed , from the FPGA vendor s macro and IP libraries .With the exception of specific FPGA vendor design elements, the design creation methods leveraged form an FPGA vendor independent

23、 HDL standard foundation integrating the complete team .,每个企业需要一个通用的、可重复的设计流程跨越工程组织。每一个工程师需要机会,利用他们的才能满足他们的分配设计目标。F PGA优势提供了当地的灵活性和控制个别工程师,同时维护一个一致的可重复的设计流程为整个团队。除了当地的设计流程灵活性,每个工程师有机会选择丰富多样的设计创作技巧和编辑们从一个复杂的文本IBD的更传统的方块图、状态机、流程图和事实表技术。每一个工程师都可以快速一体化设计元素从模块器 皿,先前的设计,外部IP提供商,如需要,从FPGA供应商年代宏观和IP库。除了特定供应

24、商的FPGA设计元素,设计制作方法杠杆形成一个独立于 供应商的HDL标准基金会 FPGA整合完整的团队。,26 .6 The Heart of Verification,FPGA Advantage delivers leading compiler/ simulator performance, complete freedom to mix V HDL and Verilog, and the unmatched ability to customize the simulator . You have access to many advanced technologies such a

25、s Direct Compile for the fastest compile times , Tcl /Tk technology for a customizable user interface , and Single Kernel Simulation for mixing VHDL and Verilog. In addition, you may rapidly generate alternate graphical and tabular representations to aide in . . design verification .,FPGA优势提供领先的编译器/

26、模拟器性能,完全自由地混合V高密度脂蛋白和Verilog,无与伦比的能力来定制模拟器。你可以访问许多先进的技术,如直接编译为最快的编译时间,Tcl / Tk技术为一个可定制的用户界面和单内核模拟混合硬件描述语言(VHDL)和Verilog。此外,你可以快速生成替代图形和表格交涉助 手在设计验证。,26 .7 Verify My Way,Dynamic animation the ability to view simulation results within the design creation editor reveals high-level design and functional

27、 behavior, enabling you to debug the design exactly as it was entered .When using tabular or graphical abstraction for verification all of the needed simulation controls are instantly available. FPGA Advantage allows you to quickly traverse design abstraction levels without recompiling to provide yo

28、u with robust verification capabilities .,动态动画能够查看仿真结果在设计创作 编辑器显示高级设计和功能的行为,使您可以调试设计就像我们进入了。当使用表格或图形抽象核查所有所需的仿真控制立即可用。FPGA优势允许您快速遍历设计抽象级别,而无需重新编译为您提供健壮的验证功能。,FPGA Advantage accelerates the functional design development by focusing on optimizing the entire design creation, verification, and modificat

29、ion design loop. Incremental design compilation is one key feature promoting rapid design iteration. The ability to locally configure the design with or without other team members design elements is another key capability that delivers rapid design error isolation. It s your design; you choose the v

30、erification methods to . . match your style.,FPGA优势加速功能设计开发通过关注优化整个设计制作、验证和修正设计循环。增量式设计编译是一个关键特性促进快速设计迭代。能够在本地配置设计有或没有其他团队成员的设计元素是另一个关键能力,提供快速设计误差隔离。这是你的设计;你选择验证方法来匹配你的风格。,26 .8 Intrinsic Device Intelligence,FPGA Advantage features advanced synthesis to implement high-complexity FPGA designs. The co

31、rnerstone of FPGA Advantages device independent design flow is the ability to transform FPGA vendor independent HDL code into a structural design that effectively leverages the specific device architecture. Leveraging Architecture Signature Extraction provides the intelligence to the22 implementatio

32、n process to best utilize the FPGA fabric as well as the available embedded memory, DSP block, or clock management resource. The complete timing driven resource allocation process is fed using Synopsys Design Constraint (SDC) format .,FPGA优势功能先进的合成实现高复杂性的FPGA设计。FPGA的基石优势设备独立设计流程的能力将FPGA独立于供应商的代码转变成一

33、个高密度脂蛋白结构设计,有效地利用特定的设备架构。利用架构签名提取提供情报到实现过程来最好地利用FPGA织物作为也可用嵌入式内存,DSP(数字信号处理器 )块,或时钟管理资源。这个完成时间驱动的资源分配过程是美联储使用集成设计约束(SDC)格式。,26 .9 Implement My Way,The best synthesis and optimization techniques will never resolve team synchronization issues. The FPGA Advantage solution features incremental synthesis

34、 design flows to free each engineer to optimize their productivity. The same incremental design flow features are harnessed to expedite multimillion gate designs while minimizing the complete design cycle time. Each engineer has the freedom to explore architectural alternatives without the risk of j

35、eopardizing the overall objective of the team.,最好的合成和优化技术永远不会解决团队的同步问题。 FPGA优势的解决方案特征增量合成设计流向免费的每个工程 师来优化他们的生产力。同样的增量式设计流量特性是用来加快数 百万闸门的设计,同时最小化了完整的设计周期时间。每一个工程师都 可以自由地探索建筑替代品没有危害的风险总体目标的团队。,26 .10 Completing the Job,Every product design requires design documentation .Without it, the information of the design cannot be communicated, making product support difficult and future design reuse almost impossible. FPGA Advantage su

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论