




已阅读5页,还剩44页未读, 继续免费阅读
版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
b7c54cbaacd3b3d2a3740b32f693c6a4.pdf微盟電子(昆山)有限公司MSI Electronics (Kunshan) Co.,LtdNB維修技術手冊Notebook歷史也许大家都知道世界上第一台电脑“ENIAC ”是在1946年诞生的,但是,世界上第一台真正意义的笔记本电脑却是在1985年,由Toshiba 制造的,名字叫T1000。虽然比ENIAC 差不多晚了40年,但是,T1000 在当时可以说是众多技术的结晶,它采用Intel 8086 CPU,主频不到1MHz,没有硬盘,带有一个9 英寸的单色显示器,可以运行MS-DOS系统。所以,T1000 一推出就马上受到业界的广泛关注,并随着人们对移动办公的需要使得笔记本电脑一直发展到今天的水平,Toshiba 也籍着T1000 推出,也当之无愧的成为笔记本电脑的技术和市场的领先者。作为一名笔记本电脑维修工程师,不仅要对笔记本电脑的硬件、软件及笔记本电脑的结构有较全面的了解,而且还要掌握一定的维修理论与维修方法。联想昭阳笔记本测试项目针对目前维修工程师在维修中工具和维修测试比较缺乏的现状,在技术支持处的努力下及多方面的配合,完成了昭阳笔记本电脑功能测试这个项目,在这个功能测试项目中包含了联想昭阳2001年自今的14款机型的功能测试,希望能对联想维修服务有所支持。下面将先就维修中的有关操作及维修方法进行一些探讨,对有关问题进行一些总结。在电脑维修中,根据维修对象的不同,可分为如下的三个级别:一级维修,也叫板级维修。其维修对象是电脑中某一设备或某一部件,如主板、电源、显示器等,而且还包括电脑软件的设置。在这一级别,其维修方法主要是通过简单的操作(如替换、调试等等),来定位故障部件或设备,并予以排除。例如:有一台电脑开机后无任何显示。作为一级维修,需要判断出此现象是由于显示器的原因引起的,还是显示卡的原因引起的,甚或是主板的原因引起的,只要判断出引起故障的部件,并更换掉有故障的部件,即完成维修任务。二级维修,是一种对元、器件的维修。它是通过一些必要的手段(如测试仪器)来定位部件或设备中的有故障的元件、器件,从而达到排除故障的目的。例如:在上一例中,如果是二级维修,就不仅要判断出是哪个部件,还要判断出是该部件上的哪一个器件或元件出现故障,并修复有故障的元器件,才算完成维修任务。三级维修,也叫线路维修,顾明思意,就是针对电路板上的故障进行维修。还是上例,如果是线路设计或线路故障引起无显示,就需要三级维修人员来维修。这些人往往是系统的设计开发人员。从这三个级别的维修内容来看,高一级的维修必然要包含着低一级的维修,且一级维修是所有级别维修的基础。需要进行三级维修的电脑故障是很少很少的,最多的是二级维修和一级维修。但在电脑行业中,由于电脑部件的成本的不断降低,再加上一级维修的成本也很低,因此一级维修的地位变得越来越重要,在现在的电脑维修中,主要采用的是一级维修。在一级维修中,主要的工作有:(a)调整电脑的运行环境(硬件的/或软件的);(b)利用已有的知识、经验、相关资料及相应的维修方法,判断并定位故障所在的部位,然后更换有故障的部件或设备;前 言1. 此份教材是由资深维修员及多位维修员在维修过程中所积累经验的编材。2. 目的作為RMA和FA新進人員之教育訓練及維修技術參考之用。3. 量測信號時,應盡量接近該信號之未端量測,若對線路Layout之走位不清楚可配合空板進行檢視。4. 維修時請參考線路圖,結合Debug Card,示波器,萬用表,點位圖等輔助設備快速發現問題點。5. 資料必須靈活運用,舉一反三才能達到事半功倍的效果。內 容 簡 介1. NB架構介紹2. 時序圖介紹3. 功能維修基本方法介紹4. 各芯片功能介紹5. CPU&BGA腳位圖介紹6. BIOS POST CODE介紹7. 主板常見故障檢修流程介紹8. 案例介紹NB架構介紹Notebook發展到今天,以CPU來分可以分為兩大系列,即INTEL&AMD,下面我們就要熟知這兩個架構才可以在維修時事半功倍1. INTEL架構2. AMD架構時序圖介紹時序圖要告訴我們主板各電壓、時鐘、復位的相互關系,這時序也是筆記本在開機時所必需具備的條件。從時序圖我們可以得知只有當前一時序信號滿足條件,那麼後面的信號才會產生,一環扣一環不能顛倒。功能維修基本方法介紹比較法:當不確定該信號是否正確時,可用良品參考比較。指壓法:用手按壓不良部位,可判斷BGA CHIP等是否空焊。觸摸法:觸摸零件是否異常燙。電表法:a:用三用電表歐姆檔量排阻(電阻)之阻值,若變小,則可能有線路或零件短路,反之則可能為排阻(電阻)不良,網路排容可用此法判定是否短路。b:用三用電表二極體檔量測線路,可量測AD訊號是否正常。除了上述之外,我們這維修過程中應該有一個清晰的維修思路,及我們在維修任何一個功能模塊時,首先去量測電壓、頻率、復位,只有當這三個滿足條件了,我們才會去檢測這功能模塊的三大總線,及ADDRESS BUS、DATA BUS、CONTROL BUS。地址總線address bus-CPU地址總線越多,內存擴充能力越強,Pentium主機的總線有A0A31,其尋址能力為46B。數據總線data bus-CPU數據總線越多,即代表傳送的比數越多,其數據搬運速度越快。控制總線control bus-控制傳送地址信號,數據信號,以及下達各命令的通道。當這六個條件滿足時,其功能模塊就一定可以正常工作。注意:量測主板上各組訊號及電壓時,要防止電壓點與主板上訊號短路,用示波器探針時要找准信號再量測,不要在零件上亂劃動,因為操作不當會造成主板燒壞.。各芯片功能介紹這裡我們來了解一下主板上一些芯片的功能,主要有南北橋、1394芯片、KBC、網絡芯片等。北橋Intel 82945G/82945P(G) MCH FeaturesProcessor InterfaceI. Intel Pentium 4 processor in the 90 nm process in the LGA775 Land Grid Array package or Intel Pentium D processor(supports 775-Land package)II. Supports Pentium 4 processor FSB interrupt deliveryIII. 533/800/1066 MT/s(133/200/266 MHz) FSBIV. Supports Hyper-Threading Technology1 (HT Technology)V. FSB Dynamic Bus Inversion(DBI)VI. 32-bit host bus addressingVII. 12-deep In-order QueueVIII. 1-deep Defer QueueIX. GTL+ bus driver with integrated GTL termination resistorsX. Supports a Cache Line Size of 64 bytesSystem MemoryI. 4 MB maximum memoryII. One or two 64-bit wide DDR2 SDRAM data channelsIII. DDR2 400, DDR2 533, DDR2 667IV. Bandwidth up to 10.7 GB/s(DDR2 667) in dual-channel interleaved mode.V. Non-ECC memory onlyVI. 256-Mb, 512-Mb and 1-Gb DDR2 technologiesVII. Only x8, x16, DDR2 devices with four banks and also supports eight bank, 1-Gbit DDR2 devicesVIII. Opportunistic refreshIX. Up to 32 simultaneously open pages in dual-channel modeX. SPD(serial presence Detect) scheme for DIMM detection supportXI. Suspend-to-Ram support using CKEXII. Supports configurations defined in the JEDEC DDR2 DIMM specification onlyPCI Express* Graphics InterfaceI. One x16 PCI Express portII. Compatible with the PCI Express Base Specification, Revision 1.0aIII. Raw bit rate on data pins of 2.5 GB/s resulting in a real bandwidth per pair of 250 MB/sIntegrated Graphics Device(82945G only)I. Core frequency of 400 MHzII. 1. GP/s pixel rateIII. High-Quality 3D Setup and Render EngineIV. High-quality Texture EngineV. VLD/DCT for enabling dual Intel High Definition streams for MPEG playbackVI. 3D Graphics rendering enhancementsVII. 2D GraphicsVIII. Video OverlayIX. Multiple Overlay FunctionalityAnalog Display Support(82945G only)I. 400 MHz Integrated 24-bit RAMDACII. Up to 2048x1536 75 Hz refreshIII. Hardware Color Cursor SupportIV. DDC2B compliant InterfaceDigital Display Support(82945G only)I. Two SDVO ports multiplexed with PCI Express graphics interfaceII. 200 MHz dot clock on each 12-bit interfaceIII. Can combine two channels to form one larger interfaceIV. Flat panels up to 2048x1536 60Hz or digital CRT/HDTV at 1920x1080 85HzV. Dual independent display options with digital displayVI. Multiplexed digital display channels(supported with ADD2 Card)VII. Supports TMDS transmitters or TV-Out encodersVIII. ADD2/ADD2+ Card uses PCI Express graphics x16 connectorDMI interfaceI. A chip-to-chip connection interface to Intel ICH7II. 2 GB/s point-to-point DMI to ICH&(1 GB/s each direction)III. 100 MHz reference clock(shared with PCI Express graphics attach)IV. 32-bit downstream addressingV. Messaging and Error handlingPackageI. 34mm*34mm, 1202 balls, non-grid pattern南橋Intel ICH7 Family FeaturesDirect Media InterfaceI. 10Gb/s each direction,full duplexII. Transparent to softwarePCI Express*I. 4 PCI Express root ports.II. NEW: 2 Additional PCI Express root ports(ICH7R only) configurable as x1 only.III. supports PCI Express 1.0a.IV. Ports 1-4 can be statically configured as 4x1, or 1x4. V. Support for full 2.5Gb/s bandwidth ineach direction per x1 laneVI. Module based Hot-Plug supported (e.g.,ExpressCard*)PCI Bus InterfaceI. Supports PCI Rev 2.3 Specification at 33 Mhz.II. New: Six avilable PCI REQ/GNT pairs.III. Suppirt for 64-bit addressing on PCI using DAC protocol.Integrated Serial ATA Host ControllerI. Four ports.II. NEW: Data transfer rates up to 3.0Gb/s (300MB/s).III. Integrated AHCI controller(RAID only).Intel Matrix Storage Tecgnology(RAID only)I. Configures the ICH7 SATA controller as a RAID controller supporting RAID 0/1/10 (RAID only).II. NEW: Support for RAID 5 (RAID only).Integrated IDE ControllerI. Independent timing of up to two drives.II. Ultra ATA/100/66/33,BMIDE and PIO modes.Intel High Definition Audio InterfaceI. PCI Express endpoint.II. Indepent Bus Master Logic for eight general.purpose streams: four input and four output.III. Support three external Codecs.IV. Supports variable length stream slots.V. Supports multichannel, 32-bit sample depth and 192 kHz sample rate output.VI. Provides mic array support.VII. Allows for non-48 kHz sampling output.VIII. Support for ACPI Device States.AC-Link for Audio and Telephony CODECsI. Support for three AC 97 2.3 codecs.II. Independent bus master logic fir 8 channels (PCM In/Ont, PCM 2 In, Mic 1 Input,Modem In/Out,S/PDIF Out).III. Support for up to six channels of PCM audio output (full AC3 decode).IV. Aupports wake-up events.USB 2.0I. Includes four UHCI Host Controllers, supporting eight external ports.II. Includes one EHCI Host Controller that supports all eight ports.III. Includes one USB 2.0 High-speed Debug port.IV. Supports wake-up from sleeping states S1-S5.V. Supports legacy Keyboard/Mouse software.Integrated LAN ControllerI. Integrated ASF Managernent Controller.II. Supports IEEE 802.3III. LAN Connect Interface (LCI).IV. 10/100 Mb/s Ethernet Support. NEW:Intel Active Management TechnologyExternal Glue IntegrationI. Integrated Pull-up, Pull-down and Seies Termination resistors on IDE, processor I/F.II.Integrated Pull-down and Series resistors on USB.Power Management LogicI. Supports ACPI 3.0II. ACPI-defined power states (C1,S1,S3-S5)III. ACPI Power Management Timer.IV. PCI PME# support.V. SMI# generation.VI. All registers readable/restorable for proper resume from o V suspend states.VII. Supports for APM-based legacy poewr management for non-ACPI Desktop implementations.Enhanced DMA ControllerI. Two cascaded 8237 DMA controllers.II. Supports LPC DMASM BusI. Flexible SMBus/Smlink architecture to optimize for ASFII. Provides independent manageability bus through SMLink interfaceIII. Supports SMBus 2.0 specificationIV. Host interface allows processor to communicate via SMBusV. Slave interface allows an internal or external Micro controller to access system resourcesVI. Compatible with most two-wire components that also I2C compatibleHigh Precision Event TimersI. Advanced operating system interrupt schedulingTimers Based on 82C54I. System timer, Refresh request, Speaker tone outputReal-Time ClockI. 256-byte battery-backed CMOS RAMII. Integrated oscillator componentsIII. Lower Power DC/DC Converter implementationSystem TCO Reduction CircuitsI. Timers to generate SMI# and Reset upon detection of system hangII. Timers to detect improper processor resetIII. Integrated processor frequency strap logicIV. Supports ability to disable external devicesInterrupt ControllerI. Supports up to eight PCI interrupt pinsII. Supports PCI 2.3 Message Signaled InterruptsIII. Two cascaded 82C59 with 15 interruptsIV. Integrated I/O APIC capability with 24 interruptsV. Supports Processor System Bus interrupt delivery1.05V operation with 1.5 and 3.3 V I/OI. 5V tolerant buffers on IDE,PCI,USB and Legacy signals NEW:1.05 V Core Voltage Integrated 1.05V Voltage Regulator(INTVR) for the Suspend and LAAN wells Firmware Hub I/F supports BIOS Memory size up to 8 Mbytes NEW:Serial Peripheral Interface(SPI) for Serial and Shared Flash Low Pin Count(LPC) I/FI. Supports two Master/DMA devicesII. Supports for Security Device(Trusted Platform Module)connected to LPCGPIOI. TTL,Open-Drain,InversionPackageI. 31mm*31mm 652 mBGA1394OZ711MP1 FeaturesFEATURESI. Single-slot CardBus ControllerII. Integrated Smart Card Reader(SCR) ControllersIII. Integrated Flash Media Reader(FMR) ControllersIV. 2 Port IEEE 1394-2000a High Speed Serial BusPC Card/PCI FeaturesI. Pin Upgradeable from OZ711MS1/OZ711MC1/OZ601II. PC Card Standard release 8.1 CompliantIII. Compliant with PCI Local Bus Specification Version 2.3IV. Supports Parallel and Serial Interfaces to O2Micro,s OZ2211,OZ2216 Power SwitchesSmart Card FeaturesI. Supports Patented SmartCardBus Operating ModeII. Provides Optional Dedicated Smart Card ReaderIII. Supports SmartCardBus PC Card Passive AdaptersIV. EMV Certified Smart Card Reader CoreV. Supports 7816-3,7816-10, and USB Smart CardsFlash Media FeaturesI. SDIO Host Controller Supports MultiMediaCardII. MS/MSPro Host Controller Supports 1-bit memory StickTM and 4-bit Memory StickTM PRO Media CardsIII. Supports SmartMediaTM and xD-PictureTM CardIV. Supports SD Host Interface Specification Rev 1.0V. PC Card Socket Supports MMC/SD/SDIO/MS/MSPro Using O2Micro,s MemoryCardBusTM Passive AdaptersVI. MultiMediaCard(MMC) Version 2.2 CompliantVII. SDIO Version 1.10 CompliantVIII. Supports SD Memory Card CPRM Security ModeIEEE1394 FeaturesI. Compliant with IEEE Std 1394a-2000 and 1394-1995II. 1394 Open HCI Specification Release 1.1 CompliantIII. Supports 1394a SUSPEND/RESUME protocolsIV. Fully interoperable with FireWire and I.LINK systemsV. Supports all 1394a data rates including 400M bits/sVI. Handles excessive PCI latencies with deep FIFOsPower Management featuresI. ACPI-PCI Bus Power Management Rev 1.1 CompliantII. Supports OnNow LAN Wake-up, Ring Indicate, CardBus Wake Signaling via PME#, and CLKRUN#packageI. OZ711MP1B-184-pin mini-BGAII. OZ711MP1BN-184-pin Mini-BGA Lead-free網絡RTL8111B FeaturesI. Integrated 10/100/1000 transceiverII. Auto-Negotiation with Next Page capadilityIII. Supports PCI ExpressTM 1.0aIV. Supports pair swap/polarity/skew correctionV. Crossover Detection&Auto-CorrectionVI. Wake-on-LAN and remote wake-up supportVII. microsoft NDIS5 Checksum Offload(IP,TCP,UDP)and Largesend Offload supportVIII. Supports Full Duplex flow control(IEEE 802.3x)IX. Fully compliant with IEEE 802.3, IEEE 802.3u, IEEE 802.3abX. Supports IEEE 802.1P Layer 2 Priority EncodingXI. Supports IEEE 802.1Q VLAN taggingXII. Serial EEPROMXIII. Transmit/receive on-chip buffer(48KB) supportsXIV. Supports power down/link down power savingXV. Supports PCI Message Signaled Interrupt(MSI)XVI. 64-pin QFN package(Green package available)KBCKB910 FeaturesLow Pin Count Host Interface(LPC)I. LPC Specification 1.0 compliantII. LPC or firmware Hub(FWH) Bus protocolsIII. Serial IRQ interface supporting IRQ1,IRQ2,and SCI interruptIV. CLKRUN# supporting LPC power managementX-Bus Interface(XBI)I. Interface to ISA-Type memory and I/O devicesII. External memory devices with addressable range up to 2MBIII. External I/O devices with addressable range up to 64KB IV. 8 External I/O chip select pinsV. Independently programmable memory and I/O read/write cycle timingVI. Map 8051 64K memory space to 4 different 16KB pages within the external chip8051 Micro ControllerI. Instruction sets compliant with standard 8051II. Operate on 2,4,8,16 MHz clocksIII. Fast instruction fetching from XBIIV. 35 cycle per instructionV. Built-in 2 KB +128 bytes SRAMVI. 24 extended interrupt Sources supporting built-in peripheralsVII. Von Neumann Architecture(code and data space are the same)Keyboard and PS/2 ControllerI. Full hardware implemented standard keyboard and PS2command processingII. Fast response time,low power consumption,low 8051 performance requiredIII. Password quick-lock for system securityIV. 3 external PS/2 devices and one internal keyboard encoder(IKB)V. Hot-swap function allows dynamic swapping of PS/2 devicesVI. Hot-plug and Hot-removal for dynamic PS/2 devices plug-in and removedVII. Support intelli-mouse ,active PS/2 Multiplexing,and PS/2 devices wake-upInternal keyboard Encoder(IKB)I. 18*8 scan matrixII. Downloadable internal keyboard scan codeIII. Support W2K internet/multimedia keysIV. Support up to 76 hot-key events processed by 8051V. Programmable scan timingVI. Ghost key phenomenon cancellationEmbedded Controller(EC)I. ACPI Specification 2.0 compliantII. Support custom extended commands forwarded to 8051III. Programmable EC I/O port addressing(default 62h/66h)IV. Support Index Addressing Mode allowing Host to access EC space directlyV. SCI Event triggered by Embedded peripheral devicesVI. Two identical and independent SMBus Host Controller compliant with ACPI 2.0SMBus Host Controller(SMBUS)I. Two built-in full Hardware SMBus Host ControllersII. SMBus Specification 2.0 compliantIII. SMBus interrupts output to SCI and 8051IV. Wake-up from low-power modesDigital To Analog Converter(DAC)I. 8 built-in DACs with 8-bit resolutionII. The DAC pins can be alternatively configured as GPOsAnalog To Digital Converter(DAC)I. 8 built-in ADCs with 8-bit resolutionII. The ADC pins can be alternatively configured as GPIsPulse width Modulator(PWM)I. 8 built-in PWMsII. Selectable clock sources:1MHz/16KHz/4KHz/256HzIII. Configurable cycle time and duty cycleIV. Programmable output polarityWatchdog Timer(WDT)I. 32.768KHz input clock with 5-bit prescalerII. 16-bit watchdog timerGeneral Purpose Timer(GPT)I. 4 built-in general purpose timer modulesII. Selectable clock sources:32.768KHz/System Clock(4MHz)/External EventsIII. 16-bit programmable timerGeneral Purpose Wake-Up(GPWU)I. 8 GPWUs with debounce in putII. Individual enable bit and event pending flag bitIII. Configurable active-high or active-lowIV. Configurable edge or level TriggerV. All GPI pins can optionally generate interrupts or wake-up eventsGeneral Purpose Input/Output(GPIO)I. 48 GPIOsII. GPOs with configurable output enable and output dataIII. GPIs with configurable pull-up,high/low active,edge/level triggerIV. KSO, DAC and PWM Pins can be optionally configured as GPIsV. KSI and ADC pins can be optionally configured as GPIsVI. 16 GPOs equipped with selectable 4mA16mA output buffer for LED drivingFan Controller(FAN)I. 3 fan controllers with automatic fan speed control from 600rpm to 6000rpmII. Automatic fan and PWM counting clock selectionPower ManagementI. Sleep State:8051 program Counter(PC) stoppedII. Deep Sleep State:Stop all internal clocks;all internal modules are idlePackage176 pin LQFPCPU&BGA腳位圖介紹BGA封裝是矩陣形式的,不能象IC一樣,一般判定IC的第1pin,我們只要看IC本體,它本體上字的左下腳為第1pin,然後只要逆時針數就知道了,但是BGA不一樣,一般把BGA放正,也就是字朝自己,X方向用數字表示,Y方向用字母表示,BGA上放呆口對應的是A1位置。下面我們立了幾個重要BGA的腳位圖,供參考CPU INTEL YonahAMD K8北橋INTEL 80945G GMCH南橋INTEL 82801GBM ICH71394 O2芯片BIOS POST CODE介紹電腦在開機時都會自檢,來判斷各功能是否正常,那麼我們怎樣才能知道自檢過程,尤其對一些開機無顯的板,我們如何去判斷電腦現在自檢到了哪裡。我們現在可以通過Debug Card來監視,一般Debug Card上有兩個LED顯示代碼,這個代碼就代表電腦自檢到了哪裡,那麼這個代碼代表了什麼意思呢?我們就要通過BIOS POST CODE來翻譯,以下就是各代碼的具體含義。主板常見故障檢修流程介紹M01 沒電源1. 檢查外觀是否有明顯零件被撞或燒毀現象。2. 插入AC_Adapter 測量PWRSRC(19v)是否正常,若電壓跳動則表明此板有電壓短路現象,正常則往下看。3. 測量基礎電壓(+3VALW,+5VALW)是否正常,異常則找相關電路進行維修,正常則往下看。4. 查看crystal是否正常起振32.768KHZ頻率及其相關線路是否正常。5. 按下PWR-SW測量SUS(3VSUS、5VSUS、2.5VSUS、1.2VSUS)電壓是負正常,若SUS電壓正常再測量RUN(3VRUN、5VRUN、2.5VRUN)電壓,若有異常則找相關電路進行維修。M02沒畫面 Debug Card 顯“FF”1. 檢查外觀是否有明顯零件被撞或燒毀現象。2. 依據電壓、頻率、復位三原則進行查找。3. 檢查各總線信號是負正常如:LPC_BUS、PCI_BUS、DMI_BUS。4. 檢查CPU腳座二極體(對照OK板進行測量)。I01 鍵盤失
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 2025-2030文旅融合背景下酒店业创新模式研究报告
- 武汉商贸职业学院《历史哲学》2024-2025学年第一学期期末试卷
- 楚雄医药高等专科学校《离散结构》2024-2025学年第一学期期末试卷
- 昆明理工大学津桥学院《博弈论》2024-2025学年第一学期期末试卷
- 泉州工程职业技术学院《工程伦理与工程哲学》2024-2025学年第一学期期末试卷
- 新疆体育职业技术学院《土壤地理学与生物地理学》2024-2025学年第一学期期末试卷
- 哈尔滨信息工程学院《书法技法与常识》2024-2025学年第一学期期末试卷
- 河南质量工程职业学院《动画基础》2024-2025学年第一学期期末试卷
- 山东圣翰财贸职业学院《土木工程法规》2024-2025学年第一学期期末试卷
- (2025年标准)厂房装修租用协议书
- 生产班组考核方案
- 孔子学院日常管理制度
- 2025年中国不干胶标签项目投资可行性研究报告
- A外贸企业财务风险防范与管理策略探讨
- 诊所联盟协议书
- 2025年高级审计师考试试卷及答案解析
- 2024年鄂尔多斯市消防救援支队招聘政府专职消防队员考试真题
- 2025年下半年安徽省国金融资本投资管理限公司招聘64易考易错模拟试题(共500题)试卷后附参考答案
- 英语3500背诵版资料
- 增值税发票增量合同协议
- 汉服文化知识课件
评论
0/150
提交评论