单片机相关资料74系列芯片总汇74ls194a_第1页
单片机相关资料74系列芯片总汇74ls194a_第2页
单片机相关资料74系列芯片总汇74ls194a_第3页
单片机相关资料74系列芯片总汇74ls194a_第4页
单片机相关资料74系列芯片总汇74ls194a_第5页
已阅读5页,还剩3页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、C1995 National Semiconductor Corporation TL/F/6407RRD-B30M105/Printed in U. S. A.54LS194A/DM74LS194A 4-Bit Bidirectional Universal Shift RegisterJune 198954LS194A/DM74LS194A 4-BitBidirectional Universal Shift RegisterGeneral DescriptionThis bidirectional shift register is designed to incorporate Ser

2、ial data for this mode is entered at the shift-right data virtually all of the features a system designer may want in a input. When S0 is low and S1 is high, data shifts left syn- shift register; they feature parallel inputs, parallel outputs, chronously and new data is entered at the shift-left ser

3、ial right- shift and left-shift serial inputs, operating-mode-control input.inputs, and a direct overriding clear line. The register hasClocking of the flip-flop is inhibited when both mode control four distinct modes of operation, namely:inputs are low.Parallel (broadside) loadShift right (in the d

4、irection QA toward QD)FeaturesShift left (in the directionQD toward QA)Y Parallel inputs and outputsInhibit clock (do nothing)Y Four operating modes: Synchronous parallel loading is accomplished by applyingSynchronous parallel load the four bits of data and taking both mode control inputs, S0Right s

5、hiftand S1, high. The data is loaded into the associated flip-Left shiftflops and appear at the outputs after the positive transitionDo nothing of the clock input. During loading, serial data flow is inhibit-Y Positive edge-triggered clockinged.Y Direct overriding clearShift right is accomplished sy

6、nchronously with the risingedge of the clock pulse when S0 is high and S1 is low.Connection DiagramDual-In-Line PackageTL/F/6407 1Order Number 54LS194ADMQB, 54LS194AFMQB, 54LS194ALMQB, DM74LS194AM or DM74LS194ANSee NS Package Number E20A, J16A, M16A, N16E or W16A2Absolute Maximum Ratings (Note)If Mi

7、litary/Aerospace specified devices are required,Note: The Absolute Maximum Ratings are those values please contact the National Semiconductor Salesbeyond which the safety of the device cannot be guaran- Office/Distributors for availability and specifications.teed. The device should not be operated a

8、t these limits. The Supply Voltage7Vparametric values defined in the Electrical CharacteristicsInput Voltage7Vtable are not guaranteed at the absolute maximum ratings.Operating Free Air Temperature RangeThe Recommended Operating Conditions table will definethe conditions for actual device operation.

9、54LSb55?C to a125?CDM74LS0?C to a70?CStorage Temperature Rangeb65?C to a150?CRecommended Operating ConditionsNote 1: CL e 15 pF, TA e 25?C and VCC e 5V.Note 2: CL e 50 pF, RL e 2 kX, TA e 25?C and VCC e 5V. Note 3: TA e 25?C and VCC e 5V.Electrical Characteristics over recommended operating free air

10、 temperature range (unless otherwise noted)Note 4: All typicals are at VCC e 5V, TA e 25?C.Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and th

11、e serial inputs, ICC is tested with momentary ground, then 4.5V applied to CLOCK.SymbolParameterConditionsMinTyp (Note 4)MaxUnitsVIInput Clamp VoltageVCC e Min, II e b18 mAb1.5VVOHHigh Level Output VoltageVCC e Min, IOH e Max VIL e Max, VIH e Min54LS2.5VDM742.73.4VOLLow Level Output VoltageVCC e Min

12、, IOL e Max VIL e Max, VIH e Min54LS0.4VDM740.350.5IOL e 4 mA, VCC e Min0.4IIInput Current Max Input VoltageVCC e Max, VI e 7V0.1mAIIHHigh Level Input CurrentVCC e Max, VI e 2.7V20mAIILLow Level Input CurrentVCC e Max, VI e 0.4Vb0.4mAIOSShort Circuit Output CurrentVCC eMax (Note 5)54LSb20b100mADM74b

13、20b100ICCSupply CurrentVCC e Max (Note 6)1523mASymbolParameter54LS194ADM74LS194AUnitsMinNomMaxMinNomMaxVCCSupply Voltage4.555.54.7555.25VVIHHigh Level Input Voltage22VVILLow Level Input Voltage0.70.8VIOHHigh Level Output Currentb0.4b0.4mAIOLLow Level Output Current48mAfCLKClock Frequency (Note 1)300

14、025MHzClock Frequency (Note 2)22020tWPulse Width (Note 3)Clock1720nsClear1220tSUSetup Time (Note 3)Mode2530nsData1620tHHold Time (Note 3)00nstRELClear Release Time (Note 3)1825nsTAFree Air Operating Temperatureb55125070?C3Switching Characteristics at VCC e 5V and TA e 25?C (See Section 1 for Test Wa

15、veforms and Output Load)Note 1: All typicals are at VCC e 5V, TA e 25?C.Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, IC

16、C is tested with momentary ground, then 4.5V applied to CLOCK.Logic DiagramLS194ATL/F/6407 2Function TableH e High Level (steady state), L e Low Level (steady state), X e Dont Care (any input, including transitions)u e Transition from low to high levela, b, c, d e The level of steady state input at

17、inputs A, B, C or D, respectively.QA0, QB0, QC0, QD0 e The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established. QAn, QBn, QCn, QDn e The level of QA, QB, QC, respectively, before the most-recent u transition of the clock.InputsOutputsClearMod

18、eClockSerialParallelQAQBQCQDS1S0LeftRightABCDL H H H H H H HXXXXHHLHLHHLHLLLX Lu u u u uXXXXXXXXHXLHXLXXXXXXXXXXXabcdXXXXXXXXXXXXXXXXXXXXLLLL QA0QB0QC0QD0abcdHQAnQBnQCn LQAnQBnQCn QBnQCnQDnH QBnQCnQDnL QA0QB0QC0QD0SymbolParameterFrom (Input) To (Output)54LSDM74LSUnitsCL e 15 pFCL e50 pFRL e 2 kXMinM

19、axMinMaxfMAXMaximum Clock Frequency3020MHztPLHPropagation Delay Time Low to High Level OutputClock to Any Q2126nstPHLPropagation Delay Time High to Low Level OutputClock to Any Q2435nstPHLPropagation Delay Time High to Low OutputClear to Any Q2638ns4Timing DiagramTypical Clear, Load, Right-Shift, Le

20、ft-Shift, Inhibit, and Clear SequencesTL/F/6407 356Physical Dimensions inches (millimeters)Ceramic Leadless Chip Carrier Package (E) Order Number 54LS194ALMQBNS Package Number E20A16-Lead Ceramic Dual-In-Line Package (J) Order Number 54LS194ADMQBNS Package Number J16A7Physical Dimensions inches (mil

21、limeters) (Continued)16-Lead Small Outline Molded Package (M) Order Number DM74LS194AMNS Package Number M16A16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS194ANNS Package Number N16ENational does not assume any responsibility for use of any circuitry described, no circuit patent licenses

22、 are implied and National reserves the right at any time without notice to change said circuitry and specifications.54LS194A/DM74LS194A 4-Bit Bidirectional Universal Shift RegisterPhysical Dimensions inches (millimeters) (Continued)16-Lead Ceramic Flat Package (W) Order Number 54LS194AFMQB NS Packag

23、e Number W16ALIFE SUPPORT POLICYNATIONALS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant support device or system whose failure to perform can into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life failure to

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论