WhitePaperFPGAsforHigh-Per_第1页
WhitePaperFPGAsforHigh-Per_第2页
WhitePaperFPGAsforHigh-Per_第3页
WhitePaperFPGAsforHigh-Per_第4页
WhitePaperFPGAsforHigh-Per_第5页
已阅读5页,还剩7页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、White Paper FPGAs for High-Performance DSP Applications This white paper compares the performance of DSP applications in Altera FPGAs with popular DSP processors as well as competitive FPGA offerings. With higher performance, you can easily time-divisionmultiplex your DSP design to increase the numb

2、er of processing channels, reducing the overall cost of your system. Table 1 shows the performance advantages Altera offers over other silicon solutions for DSP systems. Table 1. Altera DSP Performance Advantage Comparison Category Altera FPGAs vs. DSP processors High-performance FPGAs comparison: A

3、lteras Stratix II FPGAs vs. Xilinxs Virtex-4 FPGAs Low-cost FPGAs: Alteras Cyclone II FPGAs vs. Xilinxs Spartan-3 FPGAs Altera Performance Advantage 10× DSP processing power per dollar Up to 1.8× and on-average 1.2× higher performance Up to 2× and on-average 1.5× higher perf

4、ormance Figure 1 compares design performance in Altera Stratix II and Cyclone II devices to Xilinx Virtex-4 and Spartan-3 devices, respectively. Figure 1. DSP Proprietary IP & Open Core Results Comparison The Stratix II devices achieved an fMAX of over 350 MHz in 9 of the 17 designs, and two FIR

5、 designs exceeded 400 MHz. In comparison, only 2 of the 17 designs in Virtex-4 devices operated above 350 MHz. May 2005, ver. 1.1 WP-041905-1.1 1 FPGAs for High Performance DSP Applications Altera Corporation The Cyclone II devices achieved an fMAX of over 200 MHz in 9 of the 17 designs, and one FIR

6、 design exceeded 300 MHz. None of the 17 designs in Spartan-3 devices operated above 200 MHz. Performance Comparison Metrics There are many ways to compare the performance of different DSP solutions, and each provides a different level of accuracy. The following are three ways to compare DSP perform

7、ance. Embedded Multipliers Performance: This is a simplistic method for comparing relative DSP performance that does not take into account the supporting architecture surrounding the embedded multipliers and the complexity and performance of the overall DSP design. This method is the least accurate

8、of the three. DSP IP Benchmarks: This method is a more accurate performance comparison between different silicon solutions because it measures the performance of popular functional operations that are integral to many DSP designs. Finite Impulse Response (FIR filtering and Fast Fourier Transforms (F

9、FT are two of the most common DSP IP benchmarks. Application Level Benchmarks: This method precisely measures the performance of a particular silicon solution when implementing a specific application. An example is the benchmarking results from Berkeley Design Technology Inc. (BDTI. The performance

10、comparisons in this white paper use DSP IP benchmarks and application level benchmarks. The DSP IP performance data is based on both open and proprietary IP cores comparing Alteras Stratix II and Cyclone II FPGAs with Xilinxs Virtex-4 and Spartan-3 devices, respectively. The application level benchm

11、ark data is based on real DSP systems for comparison of Alteras first generation Stratix FPGAs against popular DSP processors. BDTI Benchmarks - FPGA vs. DSP Processor Berkeley Design Technology Inc (BDTI is the leading provider of independent DSP benchmarks and publishes periodic analysis, FPGAs fo

12、r DSP, comparing the FPGA performance vs. common DSP processors. The latest benchmark based on an orthogonal frequency division multiplexing (OFDM system shows that Alteras first generation Stratix FPGAs provide over 95% cost reduction per channel compared to other DSP processor. (See Table 2. Table

13、 2. BDTI Benchmark Results on OFDM System Comparing Stratix FPGAs & Other DSP Processors. DSP A Channels Cost (1 ku (1 Cost/channel <0.2 $15 $100 DSP B 0.7 $210 $300 Altera Stratix EP1S20-6 20 $120 $6 Altera Stratix EP1S80-6 60 $600 $10 Note to Table 2: (1 As of the second quarter of 2005. Re

14、sults from FPGAs for DSP and unpublished benchmarks. Results © 2005 BDTI 2 Altera Corporation FPGAs for High Performance DSP Applications Modern FPGAs embed dedicated multipliers to increase the speed of multiply-accumulate operations that are essential for many DSP designs. However, the best s

15、ystem performance relies on more than raw multiplier speed. It is critical to couple these multipliers with a complementary logic structure and routing fabrics of the same performance. The Stratix II family seamlessly integrates DSP blocks that operate at up to 450 MHz with highperformance adaptive

16、logic modules (ALMs and routing fabric to offer the highest system performance for your DSP designs. As shown in Figure 1, The Stratix II device family operated at over 350 MHz in 9 of the 17 designs, and two FIR designs exceeded 400 MHz. In comparison, only 2 of the 17 designs in Virtex4 devices ex

17、ceeded 350 MHz, well under the performance claimed in the Virtex-4 data sheet. This shows that high system performance can only be achieved by having an intelligent combination of embedded features and fabrics. Figure 3. Stratix II vs. Virtex-4 Proprietary IP & Open Core Relative Performance Com

18、parison 5 6Table 4. Detailed Stratix II vs. Virtex-4 DSP Proprietary IP & Open Core Benchmark Data Performance ComparisonDSP IP CateogryDesign NameStratix II (MHz Virtex-4 (MHz Stratix II/ Virtex-4 Category AverageFIR1 368 306 1.20 FIR2 376 333 1.13 FIR3 450 341 1.32 FIR4 406 322 1.26 FPGAEmbedd

19、ed DSP Block Based FIR FilterFIR5 368 334 1.101.20 FFT1 389 293 1.33FFT FFT2 393 370 1.06 1.19Reed Solomon 2841961.45Forward ErrorCorrection (FECViterbi 229 231 0.991.20 AES (Rijndael231 222 1.04 1.04 CORDIC 374 366 1.02 1.02Radix 4 Complex FFT (CFFT340 270 1.26 1.26 Simple FM Receiver (FM 177 99 1.

20、78 1.78 VCS-DCT 231 237 0.97VCS Huffman Decoder 276 232 1.19 VCS Huffman Encoder3923441.141.10Open CoresVGA/LCD Controller 269 246 1.09 1.09Average 1.19Low-Cost FPGA Proprietary IP & Open Core ComparisonAlteras low-cost Cyclone II FPGAs offer up to 2× higher performance, and an average of 1

21、.5× higherperformance, than the Xilinx Spartan-3 family. Based on the benchmarked data, the Cyclone II device family operated at over 200 MHz in 9 of the 17 designs, and one FIR design exceeded 300 MHz. None of the 17 designs in Spartan-3 devices operated above 200 MHz. In addition, Cyclone II

22、FPGAs outperform Spartan-3 devices in all designs benchmarked. This performance advantage can directly translate to higher channel count or lower cost for typical designs.Figure 4 shows the relative performance comparison between Cyclone II and Spartan-3 FPGAs. Table 5 shows detailed performance dat

23、a for Cyclone II and Spartan-3 FPGAs.7 Figure 4. Cyclone II vs. Spartan-3 Proprietary DSP IP Core Relative Performance ComparisonTable 5. Detailed Cyclone II vs. Spartan-3 DSP Proprietary IP & Open Core Benchmark Data Performance Comparison DSP IP CateogryDesign NameCyclone II (MHzSpartan-3 (MHz

24、 Cyclone II / Spartan-3CategoryAverageFIR1 258 172 1.50FIR2 314 186 1.68 FIR3 208 186 1.12 FIR4 209 154 1.36 FPGA EmbeddedDSP Block BasedFIR FilterFIR5 136 (1 (11.40 FFT1 211 144 1.46FFT FFT2 206 174 1.19 1.32Reed Solomon 1971001.97Forward ErrorCorrection (FECViterbi 172 109 1.571.76 AES (Rijndael14

25、71251.181.18CORDIC 246 175 1.40 1.40Radix 4 Complex FFT 206 155 1.33 1.33Simple FM Reciever(FM108 50 2.15 2.15VCS-DCT 1.66 96 1.72 VCS-HuffmanDecoder183 128 1.43 VCS-HuffmanEncoder 266 178 1.501.55 Open CoresVGA/LCDController173 118 1.16 1.46Average 1.48Note to Table 5: (1 The Spartan-3 family canno

26、t support the required number of dedicated multipliers for this design.ConclusionBased on the benchmarking results from BDTI as well as Alteras rigorous benchmarking methodology, Stratix II and Cyclone II FPGAs provide a performance advantage over both popular DSP processors and the competing FPGAs.

27、 High system performance for DSP applications cannot be achieved by simply embedding dedicated multipliers it is an aggregate result of high-performance multipliers and performance-matching logic structure and routing architecture as implemented in Stratix II FPGAs. In addition, Alteras Quartus II d

28、evelopment software and DSP Builder provide a simple way to access the DSP performance in Stratix II and Cyclone II FPGAs without time-consuming manual optimization.Altera devices provide, on average, 10× DSP processing power per dollar than the industrys most widely used DSP processor solutions.Alteras high-density Stratix II FPGAs offer up to 1.8× and an average of 1.2× higher performance than Xilinxs Virtex-4 familyAlteras low-cost Cyclone II FPGAs offer up to 2

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论