




已阅读5页,还剩59页未读, 继续免费阅读
版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
DRAM工作原理DRAM工作原理,DynamicRandomAccessMemoryEachcellisacapacitor+atransistorVerysmallsizeSRAMusessixtransistorspercellDividedintobanks,rows&columnsEachbankcanbeindependentlycontrolled,DRAM,MainMemoryEverythingthathappensinthecomputerisresidentinmainmemoryCapacity:around100Mbyteto100GbyteRandomaccessTypicalaccesstimeis10-100nanosecondsWhyDRAMforMainMemory?Costeffective(smallchipareathanSRAM)HighSpeed(thanHDD,flash)HighDensity(Gbyte)MassProduction,Mainmemory,Notation:K,M,GInstandardscientificnomenclature,themetricmodifiersK,M,andGtorefertofactorsof1,000,1,000,000and1,000,000,000respectively.ComputerengineershaveadoptedKasthesymbolforafactorof1,024(210)K:1,024(210)M:1,048,576(220)G:1,073,741,824(230)DRAMdensity256M-bit512M-bit,DRAMDensity,WhatisaDRAM?DRAMstandsforDynamicRandomAccessMemory.RandomaccessreferstotheabilitytoaccessanyoftheinformationwithintheDRAMinrandomorder.Dynamicreferstotemporaryortransientdatastorage.Datastoredindynamicmemoriesnaturallydecaysovertime.Therefore,DRAMneedperiodicrefreshoperationtopreventdataloss.,Memory:DRAMpositionSemiconductormemorydeviceROM:NonvolatileMaskROMEPROMEEPROMFlashNAND:lowspeed,highdensityNOR:highspeed,lowdensityRAM:VolatileDRAM:DynamicRandomAccessMemorySRAM:StaticRandomAccessMemoryPseudoSRAM,DRAMTrend:FutureHighSpeed-DDR(333MHz500MHz),DDR2(533800Mbps),DDR3(8001600Mbps)-Skew-delayminimizedcircuit/logic:post-chargelogic,wave-pipelining-NewArchitecture:multi-bankstructure,highspeedInterfaceLowPower-5.5V=3.3V(sdr)=2.5V(ddr)=1.8V(ddr2)=1.5v(ddr3)=1.2v?-SmallvoltageswingI/Ointerface:LVTTLtoSSTL,opendrain-LowPowerDRAM(PASR,TCSR,DPD)HighDensity-Memorydensity:32MB=64MB=.1GB=2GB=4GB-applicationexpansion:mobile,memoryDBforshock(thanHDD)-Processshrink:145nm(03)=120nm(04)=100nm=90nm=80nmOtherTrends-CostEffectiveness,TechnicalCompatibility,Stability,Environment.Reliability,StaticRAM,SRAMBasicstorageelementisa4or6transistorcircuitwhichwillholda1or0aslongasthesystemcontinuestoreceivepowerNoneedforaperiodicrefreshingsignaloraclockUsedinsystemcacheFastestmemory,butexpensive,DynamicRAM,DRAMDensertypeofmemoryMadeupofone-transistor(1-T)memorycellwhichconsistsofasingleaccesstransistorandacapacitorCheaperthanSRAMUsedinmainmemoryMorecomplicatedaddressingscheme,RefreshinDRAMs,Capacitorleaksovertime,theDRAMmustbe“REFRESHED”.,CapacitanceLeakage,SRAMvs.DRAM,DRAMLeadFrameandWirebonding,DRAMArchitecture,SDRAMhasthemultibankarchitecture.ConventionalDRAMwasproductthathavesinglebankarchitecture.Thebankisindependentactive.memoryarrayhaveindependentinternaldatabusthathavesamewidthasexternaldatabus.Everybankcanbeactivatingwithinterleavingmanner.Anotherbankcanbeactivatedwhile1stbankbeingaccessed.(Burstreadorwrite),MultiBankArchitecture,DRAMMultiBankArchitecture,DRAMSingleBankArchitecture,DRAMBlockDiagram(1),DRAMBlockDiagram(2),DRAMCoreArchitecture,DRAMAddress,DRAMCoreArchitecture,16bitDRAMCore,DRAMDataPath,DRAM1T-1Cstructure,RAS:rowaddressstrobeCAS:columnaddressstrobeWE:writeenableAddress:codetoselectmemorycelllocationDQ(I/O):bidirectionalchanneltotransferandreceivedataDRAMcell:storageelementtostorebinarydatabitRefresh:theactiontokeepdatafromleakageActive:sensedatafromDRAMcellPrecharge:standbystate,DRAMKeyword,DRAMcellarrayconsistofsomanycells.Onetransistor&OnecapacitorSmallsenseamplifierLowinputgainfromchargesharingCS:Smallstoragecapacitor:25fFCBL:Largeparasiticcapacitor:over100fFVc:StoragevoltageVCP:halfVcforplatebiasVBLP:halfVcforBLprechargebias(initialbias),DRAMCell,DRAMArrayOverview,SimplifiedExample,ActivatingaRow,ActivatingaRowMustbedonebeforeareadorwriteJustlatchtherowaddressandturnonasinglewordline,Writing,WritingArowmustbeactiveSelectthecolumnaddressDrivethedatathroughthecolumnmuxStoresthechargeonasinglecapacitor,2019/12/13,33,可编辑,Reading,ReadingArowmustbeactiveSelectthecolumnaddressThevalueinthesense-amplifierisdrivenbackout,TheSense-Amplifier,Sense-AmplifierApairofcross-coupledinvertersBasicallyanSRAMelementWeakerthanthecolumnmuxWritedatawill“outmuscle”thesense-amplifierKeepsthedataatfulllevel,Precharge,PrechargeInactivestate(nowordlinesactive)PrechargecontrollinehighTiesthetwosidesofthesense-amptogetherThismakesthebitlinesstayatVDD/2Onlystableaslongastheprechargecontrollineishighotherwisethisisunstable!Nocapacitorsconnected,ActivationRevisited,ActivationTurnofftheprechargecontrollineMakesthesense-ampunstableitwantstogotoeither0or1insteadofstayingatVDD/2Averyveryveryshorttimelater,turnonthewordlineoftherowtobeactivated.CouplesthecapacitorontothebitlinesThis“tips”thebitlinestoholdthestoredvalue.Thesense-ampamplifiesthecapacitorbacktofullvalue.(hencethename!),DRAMRefresh,Becausethestoredmemoryvalueisstoredonacapacitor(thathasresistiveleakage),thememoryisconstantly“forgetting”itscontents.Eventually,thechargeonthecapacitorwontbeenoughtotipthesense-ampintherightdirection.But,activatingarowrestoresthecellsonthatrowtotheirfullvalue.Thereisanexplicitrefreshcommandthatjustactivatesandimmediatelydeactivatesarow.TheDRAMhasaninternalcounterthatcontainsthenextrowtoberefreshedandincrementseverytimearefreshcommandisissued.,DRAMRefresh,DataRetentionTimeDRAMCellconsistsofcapacitancewhichhasleakageastimeRetentiontimeisperiodformaintainingitsdataespecially1dataUsually,DRAMCellrefreshperiodis64msRefreshTimingtREF:Realcellretentiontime(Devicecharacteristic),ex)90ms(Hot)tRFC:Refreshcommandoperatingtime,ex)75nsRefreshSpec.BurstRefresh:64msDistributerefresh-128Mbdevice(12Rowaddress):64ms/4K=15.6us-256Mbdevice(13Rowaddress):64ms/8K=7.8us,AUTORefresh,WhenthiscommandisinputfromtheIDLEstate,thesynchronousDRAMstartsautorefreshoperation.Duringtheauto-refreshoperation,refreshaddressandbankselectaddressaregeneratedinsidetheSynchronousDRAM.Foreveryauto-refreshcycle,theinternaladdresscounterisupdated.Accordingly,8192timesarerequiredtorefreshtheentirememory.Beforeexecutingtheauto-refreshcommand,allthebankmustbeIDLEstate.Inaddition,sincethePrechargeforallbankisautomaticallyperformedafterauto-refresh,noPrechargecommandisrequiredafterauto-refresh.,SelfRefresh,Self-RefreshEntrySELF:WhenthiscommandisinputduringtheIDLEstate,theSynchronousDRAMstartsself-refreshoperation.Aftertheexecutionofthiscommand,selfrefreshcontinueswhileCKEisLow.Sinceself-refreshisperformedinternallyandautomatically,externalrefreshoperationsareunnecessary.Self-RefreshExitSELFX:Whenthiscommandisexecutedduringself-refreshmode,theSyncDRAMcanexitfromself-refreshmode.Afterexitingfromself-refreshmode,theSyncDRAMenterstheIDLEstate.,noPrechargecommandisrequiredafterauto-refresh.,ModeRegister,SpecialcommandtoinitializetheDRAMBurstlengthInterleavingCASLatency(readcommandtoreaddatainclocks)ForDDR,DLLresetisalsohere,MRSBlockDiagram,ModeRegister,Becausethestoredmemoryvalueisstoredona,ExtendedModeRegister,SpecialcommandtoinitializeDDRDRAMDDRonlydontuseforSDRDLLEnableDriveStrength,DRAMInterface,CommandSignalsCAS#,RAS#,WE#,CS#CS#+CAS#=ReadCS#+WE#+CAS#=WriteCS#+RAS#+CAS#=RefreshCS#+RAS#=ActivateCS#+WE#=BurstStopCS#+WE#+RAS#=PrechargeCS#+WE#+CAS#+RAS#=MRSorEMRSAllothers:NOPOthersignals:CLK,DATA,DQS,DRAMInterface,AllsignalsgofromthehosttothememoryexceptDQSanddatawhicharebi-directional.,ReadCycle,TypicalReadCycleBurstLength4CASLatency=3,WriteCycle,TypicalWriteCycleBurstLength4Writelatencyisalwayszero,DataClocking,CLKisalwaysdrivenbythehostDQSisdrivenbywhoeverisdrivingthedataNVchipdrivesonwritecyclesMemorychipdrivesonreadcyclesThisschemeiscalled“source-synchronousclocking”EliminatesalotofthetimingheadachesfromSDRAddsmargin,Latencies,AllkindsActivatetoPrechargeLastwritedatatoprechargeActivatetoReadActivatetoWriteRefreshcycletimeRefreshintervalMinimumrowactivetimeYadd
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 2025年中国碳酸镁项目投资计划书
- 大同市人民医院正畸并发症处理考核
- 朔州市人民医院透析液配置技术考核
- 2025年中国尿囊素项目投资计划书
- 2025年中国塑胶管道项目创业计划书
- 大同市中医院血管畸形栓塞考核
- 邯郸市人民医院危重患者体位管理考核
- 2025年中国耐高压玻璃项目商业计划书
- 天津市人民医院特种设备安全管理基本知识测试
- 2025年中国塑料粒子项目创业投资方案
- 医疗设备与工业互联网的整合运营模式
- 招生就业办公室主任岗位职责
- 2024年安全风险分级管控管理制度模版(3篇)
- 安全注射课件
- 浙江省台州市山海协作体2024-2025学年高一上学期期中联考物理试题(含答案)
- 北京海淀区2024-2025学年高三上学期期中生物试卷(无答案)
- 浙江省浙南名校联盟2025届高三上学期第一次联考(10月)数学试题 含解析
- 乐理与视唱练耳课件下载两篇
- 家庭教育中的孩子品格养成
- 光伏电站安全运维讲解
- 缺血性脑血管疾病
评论
0/150
提交评论