音响资料音响ic资料dac传统daciso150_第1页
音响资料音响ic资料dac传统daciso150_第2页
音响资料音响ic资料dac传统daciso150_第3页
音响资料音响ic资料dac传统daciso150_第4页
音响资料音响ic资料dac传统daciso150_第5页
已阅读5页,还剩4页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、 1993 Burr-Brown CorporationPDS-1213BPrinted in U.S.A. August, 1994ISO150Dual, Isolated, Bi-Directional DIGITAL COUPLERFEATURESAPPLICATIONS REPLACES HIGH-PERFORMANCEDIGITAL ISOLATION FOR A/D, D/A OPTOCOUPLERSCONVERSION DATA RATE: 80M Baud, typISOLATED UART INTERFACE LOW POWER CONSUMPTION:MULTIPLEXED

2、 DATA TRANSMISSION 25mW Per Channel, max ISOLATED PARALLEL TO SERIAL TWO CHANNELS, EACH BI-DIRECTIONAL,INTERFACE PROGRAMMABLE BY USERTEST EQUIPMENT PARTIAL DISCHARGE TESTED: 2400VrmsMICROPROCESSOR SYSTEM INTERFACE CREEPAGE DISTANCE OF 16.5mm (DIP)ISOLATED LINE RECEIVER LOW COST PER CHANNELGROUND LOO

3、P ELIMINATION PLASTIC DIP AND SOIC PACKAGESDESCRIPTIONThe ISO150 is a two-channel, galvanically isolated ISO150 avoids the problems commonly associated data coupler capable of data rates of 80MBaud, typi- with optocouplers. Optically isolated couplers require cal. Each channel can be individually pr

4、ogrammed to high current pulses and allowance must be made for transmit data in either direction.LED aging. The ISO150s Bi-CMOS circuitry oper- Data is transmitted across the isolation barrier by ates at 25mW per channel.coupling complementary pulses through high voltage ISO150 is available in a 24-

5、pin DIP package and in a 0.4pF capacitors. Receiver circuitry restores the pulses 28-lead SOIC. Both are specified for operation from to standard logic levels. Differential signal transmis- 40C to 85C.sion rejects isolation-mode voltage transients up to 1.6kV/ms.D2A R/T2A GAVSB R/T2B D2BChannel 2Sid

6、e ASide BChannel 1D1A R/T1A VSAGB R/T1B D1BInternational Airport Industrial Park Mailing Address: PO Box 11400 Tucson, AZ 85734 Street Address: 6730 S. Tucson Blvd. Tucson, AZ 85706 Tel: (520) 746-1111 Twx: 910-952-1111 Cable: BBRCORP Telex: 066-6491 FAX: (520) 889-1510 Immediate Product Info: (800)

7、 548-6132SPECIFICATIONSTA = +25C, VS = +5V unless otherwise noted.NOTES: (1) All devices receive a 1s test. Failure criterion is 5 pulses of 5pC. (2) The voltage rate-of-change across the isolation barrier that can be sustained without data errors. (3) Logic inputs are HCT-type and thresholds are a

8、function of power supply voltage with approximately 0.4V hystersissee text. (4) Supply current measured with both tranceivers set for the indicated mode. Supply current varies with data ratesee typical curves. (5) Calculated from the maximum Pulse Width Distortion (PWD), where Data Rate = 0.3/PWD. (

9、6) Propagation time measured from VIN = 1.5V to VO = 2.5V. (7) The difference in propagation time of channel A and channel B in any combination of transmission directions. (8) The difference between progagation time of a rising edge and a falling edge.The information provided herein is believed to b

10、e reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the users own risk. Prices and specifications are subject to change without notice. No p

11、atent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.ISO1502PARAMETERCONDITIONISO150AP, AUUNITSMINTYPMAXISOLATION PARAMETERSRated Volt

12、age, Continuous Partial Discharge, 100% Test(1) Creepage Distance (External)DIP“P” Package SOIC “U” PackageInternal Isolation DistanceIsolation Voltage Transient Immunity(2) Barrier ImpedanceLeakage Current60Hz1s, 5pC240Vrms, 60H20.101.61014 | 70.6Vrms Vrmsmm mm mm kV/msW | pFmArmsDC PA

13、RAMETERSLogic Output Voltage, High, VOHLow, VOLLogic Output Short-Circuit Current Logic Input Voltage, High(3)Low(3) Logic Input Capacitance Logic Input CurrentPower Supply Voltage Range(3) Power Supply Current(4) Transmit ModeReceive ModeIOH = 6mA IOL = 6mASource or SinkDC50MBaud DC50MBaudVS1 02033

14、05150.001147.216VS 0.4VS 0.85.510010V VmA V VpF nA VmA mA mA mAAC PARAMETERSData Rate, Maximum(5) Data Rate, Minimum Propagation Time(6) Propagation Delay Skew(7) Pulse Width Distortion(8)Output Rise/Fall Time, 10% to 90% Mode Switching TimeReceive-to-Transmit Transmit-to-ReceiveCL = 50pFCL = 50pF C

15、L = 50pF CL = 50pF CL = 50pF50DC 2080270.51.591375402614MBaudns ns ns nsns nsTEMPERATURE RANGEOperating Range StorageThermal Resistance,qJA40407585125CC C/WABSOLUTE MAXIMUM RATINGSPACKAGE INFORMATION(1)NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of

16、 Burr-Brown IC Data Book.PIN DESCRIPTIONSPIN CONFIGURATIONELECTROSTATIC DISCHARGE SENSITIVITYThis integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with ap- propriate precautions. Failure to observe proper handling andtallation procedures can cau

17、se damage.ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.ISO1503TOP VIEWSOICD1AD2AR/T1AR/T2AVSAG

18、AGBVSBR/T1BR/T2BD1BD2B128227326121713161415TOP VIEWDIPD1A 124 D2AR/T1A 223 R/T2AVSA 322 GAGB 1015 VSBR/T1B 1114 R/T2BD1B 1213 D2BNAMEFUNCTIOND1AR/T1A VSAGB R/T1BD1BD2BR/T2B VSBGA R/T2A D2AData in or data out for transceiver 1A. R/T1A held low makes D1A an input pin.Receive/Transmit switch controllin

19、g transceiver 1A.+5V supply pin for side A which powers transceivers 1A and 2A.Ground pin for transceivers 1B and 2B.Receive/Transmit switch controlling transceiver 1B.Data in or data out for transceiver 1B. R/T1B held low makes D1B an input pin.Data in or data out for transceiver 2B. R/T2B held low

20、 makes D2B an input pin.Receive/Transmit switch controlling D2B.+5V supply pin for side B which powers transceivers 1B and 2B.Ground pin for transceivers 1A and 2A.Receive/Transmit switch controlling transceiver 2A.Data in or data out for transceiver 2A. R/T2A held low makes D2A in input pin.MODELPA

21、CKAGEPACKAGE DRAWING NUMBERISO150AP ISO150AU24-Pingle-Wide DIP 28-Lead SOIC243-1217-2Storage Temperature40C to +125CSupply Voltages, VSto 6VTransmitter Input Voltage, VIto VS + 0.5VReceiver Output Voltage, VOto VS + 0.5VR/TX Inputsto VS + 0.5VIsolation Voltage dV/dt, V500kV/msISODX Short to GroundCo

22、ntinuousJunction Temperature, T175CJLead Temperature (soldering, 10s)260C1.6mm below seating plane (DIP package)300CTYPICAL PERFORMANCETA = +25C, VS = +5V unless otherwise noted.CURVESSUPPLY CURRENT PER CHANNEL vs SUPPLY VOLTAGEPOWER CONSUMPTION PER CHANNEL vs FREQUENCY55010No LoadOne Cha nl44083306

23、NOTE:Baud Rate = 2 Frequency2204ReceiveTransmit1102000100k1M10M100M123456Frequency (Hz)Supply Voltage, VS (V)SUPPLY CURRENT PER CHANNEL vs TEMPERATURETYPICAL RISE AND FALL TIMES vs CAPACITIVE LOAD vs SUPPLY VOLTAGE6100805604403202016040 20020406080 100Temperature (C)120 1400100200300400500Capacitive

24、 Load (pF)NORMALIZED RISE/FALL TIME vs TEMPERATUREPROPAGATION DELAY vs SUPPLY VOLTAGE1.6451.5401.4351.31.2301.1251.0.92060 40 2002040 60Temperature (C)801001201402.53.03.54.04.55.05.5Supply Voltage, VS (V)ISO1504Relative tr, tfSupply Current (mA)Supply Current (mA)tr, tf (ns)Power (mW)Propagation De

25、lay (ns)Supply Current(mA) High to Low Low to HighPulse Width DistortionCL =50pF+ s1sNormalized to Average of Many Devicesat 25Ctrtf tr tfVS = 3.0VVS = 5.0VVS =0VVS = 30VCL = 15pFf = 1MHz = 2MBaudReceive ModeTransmit ModeTYPICAL PERFORMANCE CURVESTA = +25C, VS = +5V unless otherwise noted.(CONT)PULS

26、E WIDTH DISTORTION vs TEMPERATUREPROPAGATION DELAY vs TEMPERATURE56050440330220110006040 20020406080 100 120Temperature (C)140604020020406080 100Temperature (C)120140LOGIC INPUT THRESHOLD VOLTAGE vs SUPPLY VOLTAGEOUTPUT VOLTAGE vs LOGIC INPUT VOLTAGE2.01.81.61.41.21.00.80.60.40.20543212.02.53.03.54.

27、04.55.05.56.000.51.0VIN (V)1.52.0Supply Voltage, VSS (V)ISOLATION LEAKAGE CURRENT vs FREQUENCYISOLATION VOLTAGE vs FREQUENCY100m10kMax DCRating2.1k1k10mDegradedPerformance1mVISO = 1500Vrms10010010VISO = 240Vrms101100n11101001kFrequency (Hz)10k100k1M1k10k100k1M10M100MFrequency (Hz)ISO1505Leakage Curr

28、ent (Arms)Propagation Delay, tPD (ns)VIN (V)Peak Isolation Voltage (V)Pulse Width Distortion, PWD (ns)VOUT (V)V, 125CT HIGH VT LO, 40VS = 5.0V CL = 50pFCL =50pF3.0VSVS =5.0VTYPICAL PERFORMANCE CURVES (CONT)TA = +25C, VS = +5V unless otherwise noted.TYPICALULATION RESISTANCE vs TEMPERATURE10161015101

29、41013101210111010020406080 100 120 140 160 180Temperature (C)ISOLATION BARRIERData is transmitted by coupling complementary logic pulses to the receiver through two 0.4pF capacitors. These capaci- tors are built into the ISO150 package with Faraday shield- ing to guard aga t false triggering by exte

30、rnal electrostatic fields.The integrity of the isolation barrier of the ISO150 is verified by partial discharge testing. 2400Vrms, 60Hz, is applied across the barrier for one second while measuring any tiny discharge currents that may flow through the barrier. These current pulses are produced by lo

31、calized ionization within the barrier. This is the most sensitive and reliable indicator of barrier integrity and longevity, and does not damage the barrier. A device fails the test if five or more current pulses of 5pC or greater are detected.Conventional isolation barrier testing applies test volt

32、age far in excess of the rated voltage to catastrophically break down a marginal device. A device that passes the test may be weakened, and lead to premature failure.APPLICATIONS INFORMATIONFigure 1 shows the ISO150 connected for basic operation. Channel 1 is configured to transmit data from side B

33、to A. Channel 2 is set for transmission from side A to B. The R/T p for each of the four transceivers are shown connected to the required logic level for the transmission direction shown. The transmission direction can be controlled by logic signals applied to the R/T p. Channel 1 and 2 can be indep

34、endently controlled for the desired transmission direction.FIGURE 1. Basic Operation Diagram.ISO1506Isolation Resistance (W)+5V(1)(Transmit)(2)(Receive)Channel 2 Channel 2Data In(1)(1)Data OutD2A R/T2A GAVSB R/T2B D2BChannel 2NOTES: (1) Power Supplies and grounds onSide ASide Bside A and side B are

35、isolated. (2) Recommended bypass: 0.1mF in parallel with 1nF.Channel 1D1A R/T1A VSAGB R/T1B D1BChannel 1(2)Channel 1Data Out(Receive)(1)(Transmit)Data In(1)+5V(1)LOGIC LEVELSPROPAGATION DELAY AND SKEWLogic transitions are delayed approximately 27ns through the ISO150. Some applications are sensitive

36、 to data skew the difference in propagation delay between channel 1 and channel 2. Skew is less than 2ns between channel 1 and channel 2. Applications using more than one ISO150 must allow for somewhat greater skew from device to device. Since all devices are tested for delay times of 20ns min to 40

37、ns max, 20ns is the largest device-to-device data skew.A single perves as a data input or output, depending onthe mode selected. Logic inputs are CMOS with thresholdsset for TTL compatibility. The logic threshold is approxi- mately 1.3V with 5V supplies and with approximately 400mV of hysteresis. In

38、put logic thresholds vary with the power supply voltage. Drive the logic inputs with signals that swing the full logic voltage swing. The ISO150 will use somewhat greater quiescent current if logic inputs do not swing within 0.5V of the power supply rails.In receive mode, the data output can drive 1

39、5 standard LS- TTL loads. It will also drive CMOS loads. The output drive circuits are CMOS.MODE CHANGESThe transmission direction of a channel can be changed “on the fly” by reversing the logic levels at the channels R/Tpon both side A and side B. Approximately 75ns after thetransceiver is programm

40、ed to receive mode its output is initialized “high”, and will respond to subsequent input-side changes in data.POWER SUPPLYSeparate, isolated power supplies must be connected to side A and side B to provide galvanic isolation. Nominal rated supply voltage is 5V. Operation extends from 3V to 5.5V. Po

41、wer supplies should be bypassed close to the device p on both sides of the isolation barrier.The VS pin for each side powers the transceivers for both channel 1 and 2. The specified supply current is the total of both transceivers on one side, both operating in the indicated mode. Supply current for

42、 one transceiver in transmit mode and one in receive mode can be estimated by averaging the specifications for transmit and receive operation. Supply current varies with the data transmission ratesee typical curves.STANDBY MODEQuiescent current of each transceiver circuit is very low in transmit mod

43、e when input data is not changing (1nA typi- cal). To conserve power when data transmission is not required, program both side A and B transceivers for trans- mit mode. Input data applied to either transceiver is ignored by the other side. High speed data applied to either trans- ceiver will increas

44、e quiescent current.CIRCUIT LAYOUTThe high speed of the ISO150 and its isolation barrier require careful circuit layout. Use good high speed logic layout techniques for the input and output data lines. PowerPOWER-UP STATEThe ISO150 transmits information across the barrier only when the input-side da

45、ta changes logic state. When a trans- ceiver is first programmed for receive mode, or is powered- up in receive mode, its output is initialized “high”. Subse- quent changes of data applied to the input side will cause the output to properly reflect the input side data.supplies should be bypassed clo

46、se to the device pon bothsides of the isolation barrier. Use low inductance connec- tions. Ground planes are recommended.Maintapacing between side 1 and side 2 circuitry equalor greater than the spacing between the missing pof theISO150 (approximately 16mm for the DIP version). Sockets are not recommended.SIGNAL LOSSThe ISO150s differential-mode signal transmission and careful receiver design make it highly immune to voltage across the isolation barrier (isolation-mode voltage). Rapidly ch

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论