版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
1、 INTEGRATED CIRCUITSProduct dataSupersedes data of 1999 Mar 302003 Apr 01P87C55280C51 8-bit microcontroller8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerPhilips SemiconductorsProduct data80C51 8-bit microcontroller8K/256 OTP, 8 channel
2、10 bit A/D, I2C, PWM,capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552FEATURES 80C51 central processing unit 8k 8 EPROM expandable externally to 64k bytes An additional 16-bit timer/counter coupled to four capture registers and three compare registers Two standard 16-bit time
3、r/counters 256 8 RAM, expandable externally to 64k bytes Capable of producing eight synchronized, timed outputs A 10-bit ADC with eight multiplexed analog inputs Fast 8-bit ADC option Two 8-bit resolution, pulse width modulation outputs Five 8-bit I/O ports plus one 8-bit input port shared with anal
4、og inputs I2C-bus serial I/O port with byte oriented master and slave functions On-chip watchdog timer Extended temperature ranges Full static operation 0 to 16 MHz Operating voltage range: 2.7V to 5.5V (0 to 16MHz) Security bits: OTP/EPROM 3 bits Encryption array 64 bytes 4 level priority interrupt
5、 15 interrupt sources Full-duplex enhanced UART Framing error detection Automatic address recognition Power control modes Clock can be stopped and resumed Idle mode Power down mode Second DPTR register ALE inhibit for EMI reduction Programmable I/O pins Wake-up from power-down by external interrupts
6、 Software reset Power-on detect reset ADC charge pump disable ONCE mode ADC active in Idle modeDESCRIPTIONThe 87C552 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C552 has the same instruction set as the 8
7、0C51.The 87C552 contains a 8k 8 non-volatile EPROM, a 256 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, four-priority-level,
8、 nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I2C-bus), a “watchdog” timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8xC552 can be expanded using standard TTL compatible memori
9、es and logic.In addition, the 8xC552 has two software selectable modes of power reductionidle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. Optionally, the ADC can be operated in Idle mode. The powe
10、r-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instruc
11、tions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75ms and 40% in 1.5ms. Multiply and divide instructions require 3ms.2003 Apr 012853-2410 29338Philips SemiconductorsProduct data80C51 8-bit microcontroller8K/256 OTP, 8 channel 10 bit
12、A/D, I2C, PWM,capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552ORDERING INFORMATIONPART NUMBER DERIVATIONBLOCK DIAGRAM2003 Apr 013T0T1INT0INT1PWM0 PWM1 AVSSAVREF ADC0-7 SDA SCL +3333VDDVSSAVDD STADC5XTAL1T0, T1PROGRAMDATADUALSERIAL XTAL2TWO 16-BITCPUMEMORYMEMORYPWMADC2TIMER/E
13、VENT8k x 8512 x 8 RAMI C PORTCOUNTERSOTP/ROMEAALE80C51 COREEXCLUDINGPSENROM/RAM3WR8-BIT INTERNAL BUS3RD160AD0-7T2T2PARALLEL I/OSERIAL8-BITFOUR16-BIT1616-BITCOMPARA-T32PORTS ANDUARTPORT16-BITTIMER/COMPARA-TORWATCHDOG EXTERNAL BUSPORTCAPTUREEVENTTORSOUTPUTTIMERLATCHESWITHSELECTIONA8-15COUNTERSREGISTER
14、S 331114P0P1P2P3 TxDRxDP5P4CT0I-CT3IT2RT2CMSR0-CMSR5 RST EWCMT0, CMT10 ALTERNATE FUNCTION OF PORT 0ALTERNATE FUNCTION OF PORT 31 ALTERNATE FUNCTION OF PORT 1ALTERNATE FUNCTION OF PORT 42 ALTERNATE FUNCTION OF PORT 2ALTERNATE FUNCTION OF PORT 5SU0119054311DEVICE NUMBER (P87C552)FREQUENCY MAX (S)TEMPE
15、RATURE RANGE (B)PACKAGE (AA)P87C552 OTPS= 16 MHzB = 0 C to 70 C F = 40 C to 85 CAA = PLCCOTP/EPROMTEMPERATURE C AND PACKAGEFREQ. (MHz)DRAWING NUMBERP87C552SBAA0 to +70, Plastic Leaded Chip Carrier16SOT1883Philips SemiconductorsProduct data80C51 8-bit microcontroller8K/256 OTP, 8 channel 10 bit A/D,
16、I2C, PWM,capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552PIN CONFIGURATIONSPlastic Leaded Chip Carrier pin functionsLOGIC SYMBOL 2003 Apr 014PORT 4PORT 5PORT 3PORT 2PORT 1PORT 0VSS VDDXTAL1 XTAL2 EA/VPPALE/PROGLOW ORDERPSENADDRESS ANDAVSSDATA BUSAVDDAVref+AVref CT0ISTADCCT1I
17、PWM0 PWM1CT2ICT3IT2 RT2 SCLADC0-7 SDAHIGH ORDER ADDRESS AND DATA BUSCMSR0-5 RxD/DATA TxD/CLOCK INT0CMT0 INT1 T0CMT1T1RST WREW RDSU0021091611060PLASTIC LEADEDCHIP CARRIER2743Pin FunctionPin FunctionPin Function1P5.0/ADC024P3.0/RxD47PSEN2 VDD25P3.1/TxD48ALE/PROG3 STADC26P3.2/INT049EA/VPP4PWM027P3.3/IN
18、T150P0.7/AD75PWM128P3.4/T051P0.6/AD66EW29P3.5/T152P0.5/AD57P4.0/CMSR030P3.6/WR53P0.4/AD48P4.1/CMSR131P3.7/RD54P0.3/AD39P4.2/CMSR232NC55P0.2/AD210P4.3/CMSR333NC56P0.1/AD111P4.4/CMSR434XTAL257P0.0/AD012 P4.5/CMSR535XTAL158AVref13 P4.6/CMT036VSS59AVref+14 P4.7/CMT137VSS60AVSS15 RST38NC16P1.0/CT0I39P2.0
19、/A0861AVDD17P1.1/CT1I40P2.1/A0962P5.7/ADC718P1.2/CT2I41P2.2/A1063P5.6/ADC619P1.3/CT3I42P2.3/A1164P5.5/ADC520P1.4/T243P2.4/A1265P5.4/ADC421P1.5/RT244P2.5/A1366P5.3/ADC322P1.6/SCL45P2.6/A1467P5.2/ADC223P1.7/SDA46P2.7/A1568P5.1/ADC1SU002084426Philips SemiconductorsProduct data80C51 8-bit microcontrolle
20、r8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM,capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552PIN DESCRIPTION2003 Apr 015MNEMONICPIN NO.TYPENAME AND FUNCTIONPLCCQFPVDD STADCPWM0 PWM1 EWP0.0-P0.7P1.0-P1.7P2.0-P2.7P3.0-P3.72345657-5016-2316-2122-2316-192021222339-4624-3124252627
21、28293031727475767758-5110-1710-1516-1710-131415161738-42,45-4718-20,23-271819202324252627I IO O II/OI/O I/O I/O II II/O I/OI/OI/ODigital Power Supply: Positive voltage power supply pin during normal operation, idle and power-down mode.Start ADC Operation: Input starting analog to digital conversion
22、(ADC operation can also be started by software).Pulse Width Modulation: Output 0.Pulse Width Modulation: Output 1.Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode.Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them flo
23、at and can be used as high-impedance inputs. Port 0 is also the multiplexedlow-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 is also used to input the code byte during programming and to o
24、utput the code byte during verification.Port 1: 8-bit I/O port. Alternate functions include:(P1.0-P1.5): Programmable I/O port pins.(P1.6, P1.7): Open drain port pins.CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2.T2 (P1.4): T2 event input.RT2 (P1.5): T2 timer reset signal. Rising e
25、dge triggered.SCL (P1.6): Serial port clock line I2C-bus.SDA (P1.7): Serial port data line I2C-bus.Port 1 has four modes selected on a per bit basis by writing to the P1M1 and P1M2 registers as follows:P1M1.xP1M2.xMode Description00Pseudobidirectional (standard c51 configuration; default)0 1Push-Pul
26、l1 0High impedance11Open drainPort 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.Port 2: 8-bit programmable I/O port.Alternate function: High-order address byte for external memory (A08-A15). Port 2 is also used to input the upper
27、order address during EPROM programming and verification. A8 is on P2.0, A9 on P2.1, through A12 on P2.4.Port 2 has four output modes selected on a per bit basis by writing to the P2M1 and P2M2 registers as follows:P2M1.xP2M2.xMode Description00Pseudobidirectional (standard c51 configuration; default
28、)0 1Push-Pull1 0High impedance11Open drainPort 3: 8-bit programmable I/O port. Alternate functions include:RxD(P3.0): Serial input port. TxD (P3.1): Serial output port. INT0 (P3.2): External interrupt. INT1 (P3.3): External interrupt. T0 (P3.4): Timer 0 external input. T1 (P3.5): Timer 1 external in
29、put.WR (P3.6): External data memory write strobe.RD (P3.7): External data memory read strobe.Port 3 has four modes selected on a per bit basis by writing to the P3M1 and P3M2 registers as follows:P3M1.xP3M2.xMode Description00Pseudobidirectional (standard c51 configuration; default)0 1PushPull1 0Hig
30、h impedance11Open drainPhilips SemiconductorsProduct data80C51 8-bit microcontroller8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM,capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552PIN DESCRIPTION (Continued)NOTE:1. To avoid “latch-up” effect at power-on, the voltage on any pin at
31、 any time must not be higher or lower than VDD + 0.5V or VSS 0.5V, respectively.2003 Apr 016MNEMONICPIN NO.TYPENAME AND FUNCTIONPLCCQFPP4.0-P4.7P5.0-P5.7RST XTAL1XTAL2VSS PSENALE/PROGEA/VPPAVREF AVREF+ AVSS AVDD7-147-1213, 1468-62,115353436, 374748495859606180, 1-24-880, 1-24-67, 871-649323134-36484
32、95059606163I/O O OII/O IOI O OII I IIPort 4: 8-bit programmable I/O port. Alternate functions include:CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2.CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.Port 4 has four modes s
33、elected on a per bit basis by writing to the P4M1 and P4M2 registers as follows:P4M1.xP4M2.xMode Description00Pseudo-bidirectional (standard c51 configuration; default)0 1Push-Pull1 0High impedance11Open drainPort 5: 8-bit input port.ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to
34、 the ADC.Reset: Input to reset the 87C552. It also provides a reset pulse as output when timer T3 overflows.Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.C
35、rystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.Digital ground.Program Store Enable: Active-low read strobe to external program memory.Address Latch Enable: Latches the low byte of the address during accesses to external m
36、emory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up. This pin is also the program pulse input (PROG) during EPROM programming.External Access:
37、 When EA is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8,192. When EA is held at TTL low level, the CPU executes out of external program memory. EA is not allowed to float.This pin also receives the 12.75V programming supply vol
38、tage (VPP) during EPROM programming.Analog to Digital Conversion Reference Resistor: Low-end. Analog to Digital Conversion Reference Resistor: High-end. Analog GroundAnalog Power SupplyPhilips SemiconductorsProduct data80C51 8-bit microcontroller8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM,capture/com
39、pare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552Table 1.87C552 Special Function Registers2003 Apr 017SYMBOLDESCRIPTIONDIRECT ADDRESSBIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTIONMSBLSBRESET VALUEACC* ADCH# ADCON# AUXR AUXR1B* CTCON# CTH3# CTH2# CTH1# CTH0# CMH2# CMH1# CMH0# CTL3# CT
40、L2# CTL1# CTL0# CML2# CML1# CML0# DPTR:DPH DPLIEN0*#IEN1*#IP0*#IP0H IP1*# IP1H P5#P4#*P3*P2*P1*P0*AccumulatorA/D converter high A/D control AuxillaryAuxillary B registerCapture control Capture high 3Capture high 2Capture high 1Capture high 0Compare high 2Compare high 1Compare high 0Capture low 3Capt
41、ure low 2Capture low 1Capture low 0Compare low 2Compare low 1Compare low 0 Data pointer(2 bytes):Data pointer high Data pointer lowInterrupt enable 0Interrupt enable 1Interrupt priority 0Interrupt priority 0 high Interrupt priority1 Interrupt priority 1 high Port 5Port 4Port 3Port 2Port 1Port 0E0H C
42、6H C5H 8EH A2H F0H EBH CFH CEH CDH CCH CBH CAH C9H AFH AEH ADH ACH ABH AAH A9H83H82HA8HE8HB8HB7H F8H F7H C4HC0HB0HA0H90H80HE7E6E5E4E3E2E1E000HxxxxxxxxB xx000000Bxxxxx110B 000000x0B00H00HxxxxxxxxB xxxxxxxxB xxxxxxxxB xxxxxxxxB 00H00H00HxxxxxxxxB xxxxxxxxB xxxxxxxxB xxxxxxxxB 00H00H00H00H00H00H00Hx000
43、0000Bx0000000B 00H00HxxxxxxxxBFFHFFHFFHFFHFFHADC.1ADC.0ADEXADCIADCSAADR2AADR1AADR0LVADCA0ADC8AIDLSRSTGF2WUPDODPSF7F6F5F4F3F2F1F0CTN3CTP3CTN2CTP2CTN1CTP1CTN0CTP0AFAEADACABAAA9A8EAEADES1ES0ET1EX1ET0EX0EFEEEDECEBEAE9E8ET2ECM2ECM1ECM0ECT3ECT2ECT1ECT0BFBEBDBCBBBAB9B8PADPS1PS0PT1PX1PT0PX0FFFEFDFCFBFAF9F8P
44、ADHPS1HPS0HPT1HPX1HPT0HPX0HPT2PCM2PCM1PCM0PCT3PCT2PCT1PCT0PT2HPCM2HPCM1HPCM0HPCT3HPCT2HPCT1HPCT0HADC7ADC6ADC5ADC4ADC3ADC2ADC1ADC0C7C6C5C4C3C2C1C0CMT1CMT0CMSR5CMSR4CMSR3CMSR2CMSR1CMSR0B7B6B5B4B3B2B1B0RDWRT1T0INT1INT0TXDRXDA7A6A5A4A3A2A1A0A15A14A13A12A11A10A9A89796959493929190SDASCLRT2T2CT3ICT2ICT1ICT
45、0I8786858483828180AD7AD6AD5AD4AD3AD2AD1AD0Philips SemiconductorsProduct data80C51 8-bit microcontroller8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM,capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low powerP87C552* SFRs are bit addressable.# SFRs are modified from or added to the 80C51 SFRs.20
46、03 Apr 018SYMBOLDESCRIPTIONDIRECT ADDRESSBIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTIONMSBLSBRESET VALUEP1M1 P1M2 P2M1 P2M2 P3M1 P3M2 P4M1 P4M2 PCON PSW PWMP# PWM1# PWM0# RTE# S0ADDR S0ADEN S0BUFS0CON* S1ADR# SIDAT# S1STA#SICON#* SP STE#TH1 TH0 TL1 TL0 TMH2# TML2#TMODTCON* TM2CON#TM2IR#* T3#Port
47、1 output mode 1Port 1 output mode 2Port 2 output mode 1Port 2 output mode 2Port 3 output mode 1Port 3 output mode 2Port 4 output mode 1Port 4 output mode 2 Power control Program status word PWM prescaler PWM register 1PWM register 0 Reset/toggle enable Serial 0 slave address Slave address mask Seria
48、l 0 data bufferSerial 0 controlSerial 1 addressSerial 1 dataSerial 1 statusSerial 1 control Stack pointer Set enableTimer high 1Timer high 0Timer low 1Timer low 0Timer high 2Timer low 2 Timer modeTimer control Timer 2 controlTimer 2 int flag reg Timer 392H93H94H95H9AH9BH9CH9DH87H D0H FEH FDH FCH EFH
49、 F9H B9H 99H98H DBH DAH D9HD8H 81H EEH8DH8CH8BH8AH EDH ECH89H88H EAHC8H FFHxx000000B xx000000B 00H00H00H00H00H00H00x00000B00H00H00H00H00H00H00HxxxxxxxxB00H00H00H F8H00H07HC0H 00H00H00H00H00H00H00H00H00H00H00HSMOD1SMOD0POFWLEGF1GFOPDIDLCYACFORS1RS0OVF1PTP47TP46RP45RP44RP43RP42RP41RP409F9E9D9C9B9A9998SM0/FESM1SM2RENTB8RB8TIRISLAVE ADDRESSGCSC4SC3SC2SC1SC0000DFDEDDDCDBDAD9D8CR2ENS1STAST0SIAACR1CR0TG47TG46SP45SP44SP43SP42SP41SP40GATEC/TM1M0GATEC/TM1M08F8E8D8C8B8A8988TF1TR1TF0TR0IE1IT1IE0IT0T2IS1T2IS0T2ERT2B0T2P1T2P0T2MS1T2MS0CFCECDCCCBCAC9C8T20VCMI2CMI1CMI0CTI3CTI2CTI1CTI
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 人工智能标识制度
- 中国科学院武汉病毒研究所第四季度集中招聘20人备考题库附答案详解
- 2025-2030中西部地区铁路货运行业市场供需现状投资布局规划分析报告
- 2025至2030医疗器械注册审批制度改革对行业创新影响研究报告
- 中国千年词史研究
- 什邡市人力资源和社会保障局什邡市民政局关于2025年面向全市公开选调工作人员的备考题库含答案详解
- 2026年镇安镇人民政府公开招聘编外人员备考题库有答案详解
- 2026年浙江民泰商业银行台州玉环支行招聘备考题库及参考答案详解1套
- 2025-2030中国石墨烯纳米粉市场现状调查及未来竞争力剖析研究报告
- 2026年湛江市麻章中学招聘编外教师备考题库有答案详解
- 4S店总经理绩效考核方案
- 复方蒲公英注射液对心血管系统作用研究
- 2024年华能山东发电有限公司招聘笔试参考题库含答案解析
- 高三英语定语从句公开课课件
- 学前教育-幼儿园户外建构游戏安全与对策的研究论文
- 门急诊病历质控检查评分标准
- 04S519小型排水构筑物1
- 光纤激光打标机说明书
- 劳动者个人职业健康监护档案
- 《两角和与差的正弦、余弦、正切公式》示范公开课教学PPT课件【高中数学人教版】
- GB/T 28920-2012教学实验用危险固体、液体的使用与保管
评论
0/150
提交评论