南师大07级中英班数字电路期末试卷B(英文无答案).doc_第1页
南师大07级中英班数字电路期末试卷B(英文无答案).doc_第2页
南师大07级中英班数字电路期末试卷B(英文无答案).doc_第3页
南师大07级中英班数字电路期末试卷B(英文无答案).doc_第4页
南师大07级中英班数字电路期末试卷B(英文无答案).doc_第5页
已阅读5页,还剩3页未读 继续免费阅读

付费下载

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

专业: 班级: 学号: 姓名: -装-订-线- - -南京师范大学2008-2009学年 第2学期 电气与自动化工程 学院 中英班 专业 2007 年级数字电子技术基础(Electronics)课程期终试卷B Name: Class: Student ID: Score: No.123456789Points得分1. Choose the correct answer:(26 points)(1) An open TTL NOR gate input (a) acts as a LOW (b) acts as a HIGH (c) should be connected to VCC (d) cant be determined(2) Most devices are interfaced to a bus with (a) totem-pole outputs (b) tri-state drivers (c) PNP transistors (d) resistors(3) The output of an AND gate with inputs A, B, and C is a 1 (HIGH) when (a) A = 1, B = 1, C = 1 (b) A = 0, B = 0, C = 1 (c) A = 0, B = 1, C = 1 (d) A = 0, B = 0, C = 0(4) According to DeMorgans theorems, the following equality is correct: (a) (b) (c) (d) all of these(5) All Boolean expressions can be implemented with (a) NAND gates only (b) NOR gates only (c) combinations of AND gates, OR gates, and inverters (d) any of these(6) The inputs to a full-adder are A = 1, B = 1 and Cin = 0. The outputs are (a) Sum = 1, Cout = 1 (b) Sum = 1, Cout = 0 (c) Sum = 0, Cout = 1 (d) Sum = 0, Cout = 0(7) The device used to convert a binary number to a 7-segment display format is (a) multiplexer (b) encoder (c) decoder (d) register(8) An example of a data storage device is (a) the logic gate (b) the flip-flop (c) the register (d) both answers (b) and (c)(9) A modulus-12 counter must have (a) 12 flip-flops (b)3 flip-flops (c) 4 flip-flops (d)synchronous clocking(10) A 4-bit binary up/down counter is in the binary state of zero. The next state in the DOWN mode is (a) 0001 (b) 1111 (c) 1000 (d) 1110(11) A ROM is a (a) nonvolatile memory (b) volatile memory (c) read/write memory (d) byte-organized memory(12) A memory with 256 addresses has (a) 256 address lines (b) 6 address lines (c) 1 address lines (d) 8 address lines(13) An 8-bit DAC has a resolution of (a) 0.1% (b) 0.392% (c) 1% (d) 3.92%Points2. Simplify the following expressions as much as possible.(10 points)(1) (2) 得分3. Determine the output of an exclusive-OR gate for the inputs shown below and draw the timing diagram.(5 points)YA BA B Y得分4. A logic circuit accepts a 3-bit word (I2, I1, I0) and provides a 2-bit output (N1, N0) which is a count of the number of bits which are 1 in the input word. Design a circuit to implement this function.(15 points) (1) Develop the truth table and get the SOP expression.(2) Implement the circuit using a 74138 decoder. (You may add extra gates).A0 Y0A1 Y1A2 Y274LS138 Y3 Y4STA Y5STB Y6STC Y7(3) Implement the circuit using a 74153 multiplexer. A1A01D01D11D21D32D02D12D22D31Y2Y741532ST1ST得分 6. Design a modulu-12 counter using a 74161 IC. (8 points)D0LDD1D2D3Q0Q1Q2Q3CEPETCPRD74161得分5. For a negative edge-triggered JK flip-flop with the inputs shown below, develop the Q output waveform relative to the clock. Assume that Q is initially LOW.(10 points)JKQCLRJCPQKPRECPJKKQ得分 7. Draw the state diagram of the following counter.(8 points) CP1CP0Q0Q1Q2Q37490R02R01S92S91CP得分8. Create an astable multivibrator using a 555 timer. The output frequency is 20 kHz. If the external capacitor C is 0.002F and the duty cycle is 75%, determine the values of the external resistors. (10 points) 得分 9. The pin diagram of 74LS00 are given below. Construct the circuit to implement the logic function using a single 74LS00 IC. (8 points) Data Sheet: 74138InputsOutputsS1A2A1A01111111110111111110000000000001111001100110101010110111111111011111111101111111110111111111011111111101111111110111111111074153InputsOutputEnableAddressDataA1A0DiY1000000110101D0D3D0D3D0D3D0D30D0D1D2D374161CPEPETFunction01111011101101ClearPresetHoldHoldCo

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论