版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
1、 Actel的SmartFusion混合信号FPGA开发评估方Actel的SmartFusion混合信号FPGA开发评估方案Actel公司的SmartFusion是集成了FPGA,ARMCortex-M3和可编程模拟的智能混合信号FPGA,非常适合硬件和嵌入系统设计.本文介绍了SmartFusion混合信号FPGA主要特性,方框图,以及SmartFusion评估板主要特性,部分电路图和马达控制与工业自动化的开发方框图.ActelsSmartFusionIntelligentMixed-SignalFPGAsaretheonlydevicesthat
2、integrateanFPGA,ARM®Cortex-M3,andprogrammableanaloActel的SmartFusion混合信号FPGA开发评估方案Actel公司的SmartFusion是集成了FPGA, ARM Cortex-M3和可编程模拟的智能混合信号FPGA,非常适合硬件和嵌入系统设计.本文介绍了SmartFusion混合信号FPGA主要特性,方框图, 以及SmartFusion评估板主要特性,部分电路图和马达控制与工业自动化的开发方框图.Actels SmartFusion Intelligent Mixed-Signal FPGAsare the only
3、devices that integrate an FPGA, ARM® Cortex-M3, and programmable analog, offering full customization,IPprotection, and ease-of-use. Based on Actels proprietaryflashprocess, SmartFusion FPGAs areideal for hardware and embedded designers who need a true system-on-chip (SoC) solution that gives
4、 more flexibility than traditional fixed-function microcontrollerswithout the excessive cost of soft processor cores on traditional FPGAs.SmartFusion主要特性:Microcontroller Subsystem (MSS) Hard100 MHz 32-Bit ARM® Cortex-M3 1.25 DMIPS/MHz Throughput from Zero Wait State MemoryMemory Protection Unit
5、 (MPU) Single Cycle Multiplication, Hardware Divide JTAG Debug (4 wires), Serial Wire Debug (SWD, 2 wires), and Single Wire Viewer (SWV) Interfaces Internal Memory Embedded Nonvolatile Flash Memory (eNVM), 64 Kbytes to 512Kbytes Embedded High-Speed SRAM (eSRAM), 16 Kbytes to 64 Kbytes, Implemented i
6、n 2 Physical Blocks to Enable Simultaneous Access from 2 Different Masters Multi-Layer AHB Communications MatrixProvides up to 16 Gbps of On-Chip Memory Bandwidth,1 Allowing Multi-Master Schemes 10/100Ethernet MAC with RMII Interface2 Programmable External Memory Controller,2 Which Supports: Asynchr
7、onous Memories NOR Flash, SRAM, PSRAM Synchronous SRAMs Two I2CPeripherals Two 16550Compatible UARTs Two SPI Peripherals Two 32-Bit Timers 32-Bit Watchdog Timer 8-Channel DMA Controller to Offload the Cortex-M3 from Data Transactions Clock Sources 1.5 MHz to 20 MHz Main Oscillator Battery-Backed 32
8、KHz Low-PowerOscillator with Real-Time Counter (RTC) 100 MHz Embedded RC Oscillator; 1% Accurate Embedded Analog PLL with 4 Output Phases (0, 90, 180, 270)High-Performance FPGA Based on Actels proven ProASIC®3 FPGA Fabric Low-Power, Firm-Error Immune 130-nm, 7-Layer Metal, Flash-Based CMOS Proc
9、ess Nonvolatile, Live at Power-Up, Retains Program When Powered Off 350 MHz System Performance Embedded SRAMs and FIFOsVariable Aspect Ratio 4,608-Bit SRAM Blocks x1, x2, x4, x9, and x18 Organizations True Dual-Port SRAM (excluding x18) Programmable Embedded FIFO Control Logic SecureISPwith 128-Bit
10、AES via JTAG FlashLock® to Secure FPGA Contents Five Clock Conditioning Circuits (CCCs) with up to 2 Integrated Analog PLLs Phase Shift, Multiply/Divide, and Delay Capabilities Frequency: Input 1.5350 MHz, Output 0.75 to 350 MHzProgrammable AnalogAnalog Front-End (AFE) Up to Three 12-Bit SAR AD
11、Cs 500 Ksps in 12-Bit Mode 550 Ksps in 10-Bit Mode 600 Ksps in 8-Bit Mode Internal 2.56 V Reference or Optional External Reference One First-Order DAC (sigma-delta) per ADC 12-Bit 500 Ksps Update Rate Up to 5 High-Performance Analog Signal Conditioning Blocks (SCB) per Device, Each Including: Two Hi
12、gh-Voltage Bipolar Voltage Monitors (with 4 input ranges from ±2.5 V to11.5/+14 V) with 1% Accuracy High Gain Current Monitor, Differential Gain = 50, up to 14 V Common Mode Temperature Monitor (Resolution = ¼°C in 12-Bit Mode; Accurate from 55 to 150) Up to Ten High-Speed Voltage Com
13、parators (tpd= 50 ns)Analog Compute Engine (ACE) Offloads Cortex-M3Based MSS from Analog Initialization and Processing of ADC, DAC, and SCBs Sample Sequence Engine for ADC and DAC ParameterSet-Up Post-Processing Engine for Functions such as Low-Pass Filtering and Linear Transformation Easily Configu
14、red via GUI in Libero® Integrated Design (IDE) SoftwareI/Os and Operating Voltage FPGA I/OsLVDS, PCI, PCI-X, up to 24 mA IOH/IOLUp to 350 MHz MSS I/Os Schmitt Trigger, up to 6 mA IOH, 8 mA IOL Up to 180 MHz Digital VCC = 1.5 V (FPGA and MSS), Analog VCC = 3.3 V and 1.5 VSmartFusion intelligent
15、mixed signal FPGAs are uniquely suited for active motor control for permanent magnet motors, servo motors, series motors, separately excited motors, and alternating current (AC) induction motors.图1.SmartFusion方框图SmartFusion评估板The SmartFusion Evaluation Kit offers a simple, low-cost way to try the wo
16、rlds only FPGA with hard ARM Cortex-M3 and programmable analog. The SmartFusion device contains on-chip flash and on-chip SRAM memory, and the kit adds additional SPI flash memory, an OLED display, and built in Ethernet connectivity. The evaluation kit board also includes LEDs, switches, and various
17、 voltage, current and temperature monitoring functions for analog experimentation on the board.图2.SmartFusion评估板外形图The SmartFusion Evaluation Kit board includes:A2F200M3F-FGG484ES200,000System FPGA gates, 256 KB flash memory, 64 KB SRAM, and additional distributed SRAM in the FPGA fabric and externa
18、l memory controllerPeripherals include Ethernet, DMAs, I2Cs, UARTs, timers, ADCs, DACs and additional analog resourcesRefer to the SmartFusion product page for full device informationSPI-flash memory connected to SPI_0 on the deviceUSBconnection for programming and debug from Actels design toolsUSB
19、to UART connection to UART_0 for HyperTerminal examples10/100 Ethernet interface with on-chip MAC and external PHYRVI header for application programming and debug from either Keil or IAR SystemsMixed-signal header for daughter card supportUser Inputs and OutputsOLED display with I2C interface connec
20、ted to I2C_0 on the deviceFirst-order DAC (sigma delta) output with 12-bit 500 Ksps update ratePotentiometer used to vary voltage input for voltage and current monitoring8 LEDs connected to the FPGA fabric for FPGA demonstration2 user input switches connected through FPGA fabricBoth LEDs and switche
21、s can be used with GPIO by connecting through the fabricSelector to choose between GNU SoftConsole or RVI-Header for debugSelector to switch between programming the device (fabric) and debug modeOn-board 20 MHz crystal for system clockOn-board 32.768 KHz for RTC5 user I/Os for debugOption to use int
22、ernal 1.5 V regulator图3.SmartFusion评估板的OLED连接图图4.SmartFusion评估板的20MHz和32.768kHz振荡器连接图图5.SmartFusion评估板的USB到UART连接图图6.SmartFusion评估板的以太网接口连接图图7.SmartFusion评估板的低成本编程器连接图图8.SmartFusion评估板的A2F200 JTAG连接图Designing with SmartFusion involves three different types of design: FPGA design, embedded design and
23、 analog design. These roles can be filled by three different designers, two designers, or even a single designer, depending on company structure and project complexity. Actel has developed design tools and flows to meet the needs of these three types of designers so they can work together smoothly o
24、n a single project. FPGA DesignLibero® Integrated Design Environment (IDE) is Actels comprehensive software toolset for designing with all Actel FPGAs. Libero IDE includes industry-leading synthesis, simulation and debug tools from Synopsys® and Mentor Graphics®, as well as innovative
25、 timing and power optimization and analysis. Embedded DesignActel offers FREE SoftConsole Eclipse-based IDE, which includes the GNU C/C+ compiler and GDB debugger. Actel also offers evaluation versions ofsoftware from Keil and IAR, with full versions available from respective suppliers. Analog Desig
26、nThe MSS configurator provides graphical configuration for current, voltage and temperature monitors, sample sequencing setup, and post-processing configuration, as well as DAC output.The MSS configurator creates a bridge between the FPGA and embedded designers so device configuration can be easily
27、shared between multiple developers.图9.采用SmartFusion的设计流程连接图SmartFusion intelligent mixed-signal FPGAs are uniquely suited to active motor control for permanent magnet motors, servo motors, series motors, separately excited motors and alternating current induction motors. A SmartFusion FPGA can activ
28、ely manage multiple electric motors, including start and stop, control of rotational direction, speed and torque, protection against motor overloads or faults and active control using closed loop performance algorithms. SmartFusion on-chip resources allow you to monitor motor performance in real tim
29、e with or without dedicated encoders, applying corrective control signals to maintain commanded direction, speed and torque and deliver precise motor position control.Actels motor control partner, Power and Control Design, Inc., has produced a SmartFusion Motor Control Development Kit that enables d
30、emonstration and benchtop development of your world-class permanent magnet motor control products.The kit includes five reference designs with source files: Trapezoidal using Hall effect sensor feedback Sinusoidal using Hall effect sensor feedback Sinusoidal with encoder feedback Sensorless trapezoidal with back-EMF feedback E
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 白茶制作技师考试试卷及答案
- 第二章 电磁感应 易错点深度总结
- T∕AOPA 0110-2026 超轻型飞行器备案规则
- 3.3带电粒子在复合场中的运动(教师版)
- 2026届湖北省天门仙桃潜江高三下学期第一次模拟考试(化学试题理)试题含解析
- 福建省闽南四校2026届高三仿真(三)化学试题含解析
- 云南省临沧一中2026年高三下学期第四次月考化学试题文试题含解析
- 餐厅员工劳动合同
- 管理类文件(控制程序、管理办法、管理细则)编写与评审要点提示(2026A1版-雷泽佳编制)
- 2025~2026学年河北石家庄市新华区上学期英语九年级质量检测
- FSSC22000 V6食品安全管理体系管理手册及程序文件
- 桥梁桩基完整性检测方案
- 工艺规程设计
- 王安石待客的课件
- 支委会召开流程
- 部队个人酒驾安全预案
- 政务服务工作汇报课件
- T-GDWHA 0020-2025 一体化泵闸设计制造安装及验收规范
- 涉台教育主题班会课件
- 肠内营养管路维护与护理
- 教师职业技能训练教学课件
评论
0/150
提交评论